NAND Flash Memory
MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA

Features

- Single-level cell (SLC) technology
- Organization
  - Page size x8: 2,112 bytes (2,048 + 64 bytes)
  - Block size: 64 pages (128K + 4K bytes)
  - Plane size: 2,048 blocks
  - Device size: 4Gb: 4,096 blocks; 8Gb: 8,192 blocks; 16Gb: 16,384 blocks
- READ performance
  - Random READ: 25µs (MAX)
  - Sequential READ: 25ns (MIN)
- WRITE performance
  - PROGRAM PAGE: 220µs (TYP)
  - BLOCK ERASE: 1.5ms (TYP)
- Data retention: 10 years
- Endurance: 100,000 PROGRAM/ERASE cycles
- First block (block address 00h) guaranteed to be valid up to 1,000 PROGRAM/ERASE cycles¹
- Industry-standard basic NAND Flash command set
- Advanced command set:
  - PROGRAM PAGE CACHE MODE
  - PAGE READ CACHE MODE
  - One-time programmable (OTP) commands
  - Two-plane commands
  - Interleaved die operations
  - READ UNIQUE ID (contact factory)
  - READ ID2 (contact factory)
- Operation status byte provides a software method of detecting:
  - Operation completion
  - Pass/fail condition
  - Write-protect status
- Ready/busy# (R/B#) signal provides a hardware method of detecting operation completion
- WP# signal: write protect entire device
- RESET required after power-up
- INTERNAL DATA MOVE operations supported within the plane from which data is read

Options

- Density²
  - 4Gb (single die)
  - 8Gb (dual-die stack 1 CE#)
  - 8Gb (dual-die stack 2 CE#)
  - 16Gb (quad-die stack)
- Device width: x8
- Configuration

<table>
<thead>
<tr>
<th># of die</th>
<th># of CE#</th>
<th># of R/B#</th>
<th>I/O</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Common</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>Common</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>Common</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>2</td>
<td>Common</td>
</tr>
</tbody>
</table>

- VCC: 2.7–3.6V
- Package
  - 48 TSOP type I (lead-free plating)
  - 48 TSOP type I OCPL³ (lead-free plating)
- Operating temperature
  - Commercial (0°C to +70°C)
  - Extended (–40°C to +85°C)⁴

Notes: 1. For further details, see “Error Management” on page 58.
2. For part numbering and markings, see Figure 2 on page 2.
3. OCPL = off-center parting line.
4. For ET devices, contact factory.
Part Numbering Information

Micron® NAND Flash devices are available in several different configurations and densities (see Figure 2).

Figure 2: Part Number Chart

Notes: 1. For ET devices, contact factory.

Valid Part Number Combinations

After building the part number from the part numbering chart, verify that the part number is offered and valid by using the Micron Parametric Part Search Web site at www.micron.com/products/parametric. If the device required is not on this list, contact the factory.
# Table of Contents

Features ................................................................. 1  
Part Numbering Information ................................. 2  
   Valid Part Number Combinations ...................... 2  
General Description ................................................... 8  
Architecture ........................................................... 11  
Addressing .............................................................. 12  
Memory Mapping .......................................................... 12  
Array Organization ...................................................... 13  
Bus Operation ............................................................. 15  
   Control Signals .......................................................... 15  
   Commands ............................................................... 15  
   Address Input .......................................................... 15  
   Data Input ............................................................ 16  
READs ................................................................. 16  
Ready/Busy# ............................................................ 16  
Command Definitions .................................................. 19  
READ Operations ....................................................... 21  
   PAGE READ 00h-30h ..................................................... 21  
   RANDOM DATA READ 05h-E0h .................................... 22  
   PAGE READ CACHE MODE START 31h; PAGE READ CACHE MODE START LAST 3Fh ........................................ 22  
   READ STATUS 70h ....................................................... 24  
PROGRAM Operations .................................................... 27  
   PROGRAM PAGE 80h-10h ............................................... 27  
   SERIAL DATA INPUT 80h ............................................ 27  
   RANDOM DATA INPUT 85h .......................................... 27  
   PROGRAM PAGE CACHE MODE 80h-15h .............................. 28  
Internal Data Move ....................................................... 29  
   READ FOR INTERNAL DATA MOVE 00h-35h ....................... 29  
   PROGRAM for INTERNAL DATA MOVE 85h-10h ................... 29  
BLOCK ERASE Operation ................................................. 30  
   BLOCK ERASE 60h-D0h .............................................. 30  
One-Time Programmable (OTP) Area ............................ 31  
   OTP DATA PROGRAM A0h-10h .................................... 32  
   OTP DATA PROTECT A5h-10h .................................... 34  
   OTP DATA READ AFh-30h ......................................... 34  
TWO-PLANE Operations ................................................ 35  
   Two-Plane Addressing .............................................. 35  
   TWO-PLANE PAGE READ 00h-00h-30h .............................. 36  
   TWO-PLANE RANDOM DATA READ 06h-E0h .......................... 36  
   TWO-PLANE PROGRAM PAGE 80h-11h-80h-10h .................. 39  
   TWO-PLANE PROGRAM PAGE CACHE MODE 80h-11h-80h-15h ..................................................... 40  
   TWO-PLANE INTERNAL DATA MOVE 00h-00h-35h/85h-11h-80h-10h ..................................................... 42  
   TWO-PLANE READ for INTERNAL DATA MOVE 00h-00h-35h ..................................................... 42  
   TWO-PLANE PROGRAM for INTERNAL DATA MOVE 85h-11h-80h-10h ..................................................... 43  
   TWO-PLANE BLOCK ERASE 60h-60h-D0h .......................... 45  
   TWO-PLANE/MULTIPLE-DIE READ STATUS 78h .................. 46  
Interleaved Die Operations ........................................... 47  
   Interleaved PROGRAM PAGE Operations ...................... 47  
   Interleaved PROGRAM PAGE CACHE MODE Operations ........ 48  
   Interleaved TWO-PLANE PROGRAM PAGE Operations .......... 49  
   Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operations ..................................................... 52  
   Interleaved BLOCK ERASE Operations ........................... 54  
   Interleaved TWO-PLANE BLOCK ERASE Operations ............ 54  
RESET Operation ........................................................ 56  
   RESET FFh ............................................................. 56
WRITE PROTECT Operation .......................................................... .57
Error Management ........................................................................58
Electrical Characteristics ..............................................................59
VCC Power Cycling ......................................................................60
Timing Diagrams .........................................................................65
Package Dimensions ....................................................................79
List of Figures

Figure 1: 48-Pin TSOP Type 1 ................................................................. 1
Figure 2: Part Number Chart .............................................................. 2
Figure 3: 48-Pin TSOP Type 1 Pin Assignment (Top View) ..................... 9
Figure 4: NAND Flash Functional Block Diagram ................................. 11
Figure 5: Memory Map ................................................................... 12
Figure 6: Array Organization for MT29F4G08AAA and MT29F8G08DAA (x8) . 13
Figure 7: Array Organization for MT29F8G08BAA and MT29F16G08FAA (x8). 14
Figure 8: READY/BUSY# Open Drain ................................................. 17
Figure 9: tFall and tRise ................................................................ 17
Figure 10: Iol vs. Rp .................................................................... 18
Figure 11: TC vs. Rp .................................................................... 18
Figure 12: PAGE READ Operation ...................................................... 21
Figure 13: RANDOM DATA READ Operation .................................... 22
Figure 14: PAGE READ CACHE MODE Operation ............................... 23
Figure 15: READ ID Operation .......................................................... 24
Figure 16: Status Register Operation .................................................. 27
Figure 17: PROGRAM and READ STATUS Operation ............................ 28
Figure 18: RANDOM DATA INPUT Operation ..................................... 28
Figure 19: PROGRAM PAGE CACHE MODE Operation Example ........... 29
Figure 20: INTERNAL DATA MOVE Operation ................................. 30
Figure 21: INTERNAL DATA MOVE Operation with RANDOM DATA INPUT 30
Figure 22: BLOCK ERASE Operation ............................................... 31
Figure 23: OTP DATA PROGRAM Operation ....................................... 33
Figure 24: OTP DATA PROTECT Operation ........................................ 34
Figure 25: OTP DATA READ Operation ............................................ 35
Figure 26: TWO-PLANE PAGE READ Operation ................................. 37
Figure 27: TWO-PLANE PAGE READ Operation with RANDOM DATA READ 38
Figure 28: TWO-PLANE PROGRAM PAGE Operation .......................... 39
Figure 29: TWO-PLANE PROGRAM PAGE Operation with RANDOM DATA INPUT 40
Figure 30: TWO-PLANE PROGRAM PAGE CACHE MODE Operation .... 42
Figure 31: TWO-PLANE INTERNAL DATA MOVE Operation ............... 44
Figure 32: TWO-PLANE INTERNAL DATA MOVE Operation with RANDOM DATA INPUT 44
Figure 33: TWO-PLANE BLOCK ERASE Operation ............................ 45
Figure 34: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle ............. 46
Figure 35: Interleaved PROGRAM PAGE Operation with R/B# Monitoring . 47
Figure 36: Interleaved PROGRAM PAGE Operation with Status Register Monitoring 48
Figure 37: Interleaved PROGRAM PAGE CACHE MODE Operation with R/B# Monitoring 48
Figure 38: Interleaved PROGRAM PAGE CACHE MODE Operation with Status Register Monitoring 49
Figure 39: Interleaved TWO-PLANE PROGRAM PAGE Operation with R/B# Monitoring 50
Figure 40: Interleaved TWO-PLANE PROGRAM PAGE Operation with Status Register Monitoring 51
Figure 41: Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operation with R/B# Monitoring 52
Figure 42: Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operation with Status Register Monitoring 53
Figure 43: Interleaved BLOCK ERASE Operation with R/B# Monitoring . 54
Figure 44: Interleaved BLOCK ERASE Operation with Status Register Monitoring 54
Figure 45: Interleaved TWO-PLANE BLOCK ERASE Operation with R/B# Monitoring 55
Figure 46: Interleaved TWO-PLANE BLOCK ERASE Operation with Status Register Monitoring 55
Figure 47: RESET Operation ............................................................. 56
Figure 48: ERASE Enable ................................................................. 57
Figure 49: ERASE Disable ................................................................. 57
Figure 50: PROGRAM Enable ............................................................ 57
Figure 51: PROGRAM Disable ........................................................... 58
Figure 52: AC Waveforms During Power Transitions ............................ 60
Figure 53: COMMAND LATCH Cycle ................................................ 65
Figure 54: ADDRESS LATCH Cycle .................................................... 65
Figure 55: INPUT DATA LATCH Cycle ............................................... 66
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>56</td>
<td>SERIAL ACCESS Cycle After READ</td>
<td>66</td>
</tr>
<tr>
<td>57</td>
<td>SERIAL ACCESS Cycle After READ (EDO Mode)</td>
<td>67</td>
</tr>
<tr>
<td>58</td>
<td>READ STATUS Operation</td>
<td>67</td>
</tr>
<tr>
<td>59</td>
<td>TWO-PLANE/MULTIPLE-DIE READ STATUS Operation</td>
<td>68</td>
</tr>
<tr>
<td>60</td>
<td>PAGE READ Operation</td>
<td>68</td>
</tr>
<tr>
<td>61</td>
<td>READ Operation with CE# “Don’t Care”</td>
<td>69</td>
</tr>
<tr>
<td>62</td>
<td>RANDOM DATA READ Operation</td>
<td>69</td>
</tr>
<tr>
<td>63</td>
<td>PAGE READ CACHE MODE Operation, Part 1 of 2</td>
<td>70</td>
</tr>
<tr>
<td>64</td>
<td>PAGE READ CACHE MODE Operation, Part 2 of 2</td>
<td>71</td>
</tr>
<tr>
<td>65</td>
<td>PAGE READ CACHE MODE Operation without R/B#, Part 1 of 2</td>
<td>72</td>
</tr>
<tr>
<td>66</td>
<td>PAGE READ CACHE MODE Operation without R/B#, Part 2 of 2</td>
<td>73</td>
</tr>
<tr>
<td>67</td>
<td>READ ID Operation</td>
<td>74</td>
</tr>
<tr>
<td>68</td>
<td>PROGRAM PAGE Operation</td>
<td>74</td>
</tr>
<tr>
<td>69</td>
<td>Program Operation with CE# “Don’t Care”</td>
<td>75</td>
</tr>
<tr>
<td>70</td>
<td>PROGRAM PAGE Operation with RANDOM DATA INPUT</td>
<td>75</td>
</tr>
<tr>
<td>71</td>
<td>INTERNAL DATA MOVE Operation</td>
<td>76</td>
</tr>
<tr>
<td>72</td>
<td>PROGRAM PAGE CACHE MODE Operation</td>
<td>76</td>
</tr>
<tr>
<td>73</td>
<td>PROGRAM PAGE CACHE MODE Operation Ending on 15h</td>
<td>77</td>
</tr>
<tr>
<td>74</td>
<td>BLOCK ERASE Operation</td>
<td>78</td>
</tr>
<tr>
<td>75</td>
<td>RESET Operation</td>
<td>78</td>
</tr>
<tr>
<td>76</td>
<td>48-Pin TSOP Type 1 (WP Package Code)</td>
<td>79</td>
</tr>
<tr>
<td>77</td>
<td>48-Pin TSOP OCPL Type 1 (WC Package Code)</td>
<td>80</td>
</tr>
</tbody>
</table>
List of Tables

Table 1: Signal Descriptions ..............................................................10
Table 2: Operational Example ............................................................12
Table 3: Array Addressing: MT29F4G08AAA and MT29F8G08DAA ..................13
Table 4: Array Addressing: MT28F8G08BAA and MT29F16G08FAA ..................14
Table 5: Mode Selection ..................................................................18
Table 6: Command Set ....................................................................19
Table 7: Two-Plane Command Set ......................................................20
Table 8: Device ID and Configuration Codes ...........................................25
Table 9: Status Register Bit Definition ................................................26
Table 10: Status Register Contents After RESET Operation ......................56
Table 11: Absolute Maximum Ratings ................................................59
Table 12: Recommended Operating Conditions .......................................59
Table 13: M29FxGxxxAA 3V Device DC and Operating Characteristics .............61
Table 14: Valid Blocks ....................................................................61
Table 15: Capacitance ......................................................................62
Table 16: Test Conditions .................................................................62
Table 17: AC Characteristics: Command, Data, and Address Input ...............62
Table 18: AC Characteristics: Normal Operation .....................................63
Table 19: PROGRAM/ERASE Characteristics ........................................64
General Description

NAND Flash technology provides a cost-effective solution for applications requiring high-density, solid-state storage. The MT29F4G08AAA is a 4Gb NAND Flash memory device. The MT29F8G08BAA is a two-die stack that operates as a single 8Gb device. The MT29F8G08DAA is a two-die stack that operates as two independent 4Gb devices. The MT29F16G08FAA is a four-die stack that operates as two independent 8Gb devices, providing a total storage capacity of 16Gb in a single, space-saving package. Micron NAND Flash devices include standard NAND Flash features as well as new features designed to enhance system-level performance.

Micron NAND Flash devices use a highly multiplexed 8-bit bus (I/O[7:0]) to transfer data, addresses, and instructions. The five command pins (CLE, ALE, CE#, RE#, WE#) implement the NAND Flash command bus interface protocol. Additional pins control hardware write protection (WP#) and monitor device status (R/B#).

This hardware interface creates a low-pin-count device with a standard pinout that is the same from one density to another, allowing future upgrades to higher densities without board redesign.

The MT29F4G, MT29F8G, and MT29F16G devices contain two planes per die. Each plane consists of 2,048 blocks. Each block is subdivided into 64 programmable pages. Each page consists of 2,112 bytes. The pages are further divided into a 2,048-byte data storage region with a separate 64-byte area. The 64-byte area is typically used for error management functions.

The contents of each page can be programmed in 220µs (TYP), and an entire block can be erased in 1.5ms (TYP). On-chip control logic automates PROGRAM and ERASE operations to maximize cycle endurance. PROGRAM/ERASE endurance is specified at 100,000 cycles with appropriate error correction code (ECC) and error management.
### Figure 3: 48-Pin TSOP Type 1 Pin Assignment (Top View)

<table>
<thead>
<tr>
<th>Pin</th>
<th>x8</th>
<th>x8</th>
</tr>
</thead>
<tbody>
<tr>
<td>NC</td>
<td>1</td>
<td>48</td>
</tr>
<tr>
<td>NC</td>
<td>2</td>
<td>47</td>
</tr>
<tr>
<td>NC</td>
<td>3</td>
<td>46</td>
</tr>
<tr>
<td>NC</td>
<td>4</td>
<td>45</td>
</tr>
<tr>
<td>NC</td>
<td>5</td>
<td>44</td>
</tr>
<tr>
<td>R/B2#1</td>
<td>6</td>
<td>43</td>
</tr>
<tr>
<td>R/B#</td>
<td>7</td>
<td>42</td>
</tr>
<tr>
<td>RE#</td>
<td>8</td>
<td>41</td>
</tr>
<tr>
<td>CE#</td>
<td>9</td>
<td>40</td>
</tr>
<tr>
<td>CE2#1</td>
<td>10</td>
<td>39</td>
</tr>
<tr>
<td>NC</td>
<td>11</td>
<td>38</td>
</tr>
<tr>
<td>Vcc</td>
<td>12</td>
<td>37</td>
</tr>
<tr>
<td>Vss</td>
<td>13</td>
<td>36</td>
</tr>
<tr>
<td>NC</td>
<td>14</td>
<td>35</td>
</tr>
<tr>
<td>NC</td>
<td>15</td>
<td>34</td>
</tr>
<tr>
<td>CLE</td>
<td>16</td>
<td>33</td>
</tr>
<tr>
<td>ALE</td>
<td>17</td>
<td>32</td>
</tr>
<tr>
<td>WE#</td>
<td>18</td>
<td>31</td>
</tr>
<tr>
<td>WP#</td>
<td>19</td>
<td>30</td>
</tr>
<tr>
<td>NC</td>
<td>20</td>
<td>29</td>
</tr>
<tr>
<td>NC</td>
<td>21</td>
<td>28</td>
</tr>
<tr>
<td>NC</td>
<td>22</td>
<td>27</td>
</tr>
<tr>
<td>NC</td>
<td>23</td>
<td>26</td>
</tr>
<tr>
<td>NC</td>
<td>24</td>
<td>25</td>
</tr>
</tbody>
</table>

**Notes:**
1. CE2# and R/B2# are available on 8Gb 2-CE# devices and 16Gb devices only. These pins are NC for other configurations.
### General Description

#### Table 1: Signal Descriptions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALE</td>
<td>Input</td>
<td>Address latch enable: During the time ALE is HIGH, address information is transferred from I/O[7:0] into the on-chip address register on the rising edge of WE#. When address information is not being loaded, ALE should be driven LOW.</td>
</tr>
<tr>
<td>CE#, CE2#</td>
<td>Input</td>
<td>Chip enable: Gates transfers between the host system and the NAND Flash device. After the device starts a PROGRAM or ERASE operation, CE# can be de-asserted. For the 8Gb configuration, CE# controls the first 4Gb of memory; CE2# controls the second 4Gb of memory. For the 16Gb configuration, CE# controls the first 8Gb of memory; CE2# controls the second 8Gb. See &quot;Bus Operation&quot; on page 15 for additional operational details.</td>
</tr>
<tr>
<td>CLE</td>
<td>Input</td>
<td>Command latch enable: When CLE is HIGH, information is transferred from I/O[7:0] to the on-chip command register on the rising edge of WE#. When command information is not being loaded, CLE should be driven LOW.</td>
</tr>
<tr>
<td>RE#</td>
<td>Input</td>
<td>Read enable: Gates transfers from the NAND Flash device to the host system.</td>
</tr>
<tr>
<td>WE#</td>
<td>Input</td>
<td>Write enable: Gates transfers from the host system to the NAND Flash device.</td>
</tr>
<tr>
<td>WP#</td>
<td>Input</td>
<td>Write protect: Protects against inadvertent PROGRAM and ERASE operations. All PROGRAM and ERASE operations are disabled when WP# is LOW.</td>
</tr>
<tr>
<td>I/O[7:0]</td>
<td>I/O</td>
<td>Data inputs/outputs: The bidirectional I/Os transfer address, data, and instruction information. Data is output only during READ operations; at other times the I/Os are inputs.</td>
</tr>
<tr>
<td>R/B#, R/B2#</td>
<td>Output</td>
<td>Ready/busy: An open-drain, active-LOW output, that uses an external pull-up resistor. R/B# is used to indicate when the chip is processing a PROGRAM or ERASE operation. It is also used during READ operations to indicate when data is being transferred from the array into the serial data register. When these operations have completed, R/B# returns to the High-Z state. In the 8Gb configuration, R/B# is for the 4Gb of memory enabled by CE#; R/B2# is for the 4Gb of memory enabled by CE2#. In the 16Gb configuration, R/B# is for the 8Gb of memory enabled by CE#; R/B2# is for the 8Gb of memory enabled by CE2#.</td>
</tr>
<tr>
<td>Vcc</td>
<td>Supply</td>
<td>Vcc: Power supply.</td>
</tr>
<tr>
<td>Vss</td>
<td>Supply</td>
<td>Vss: Ground connection.</td>
</tr>
<tr>
<td>NC</td>
<td>–</td>
<td>No connect: NCs are not internally connected. They can be driven or left unconnected.</td>
</tr>
<tr>
<td>DNU</td>
<td>–</td>
<td>Do not use: DNUs must be left unconnected.</td>
</tr>
</tbody>
</table>
These devices use NAND Flash electrical and command interfaces. Data, commands, and addresses are multiplexed onto the same pins and received by I/O control circuits. This provides a memory device with a low pin count. The commands received at the I/O control circuits are latched by a command register and are transferred to control logic circuits for generating internal signals to control device operations. The addresses are latched by an address register and sent to a row decoder or a column decoder to select a row address or a column address, respectively.

The data are transferred to or from the NAND Flash memory array, byte by byte (x8), through a data register and a cache register. The cache register is closest to I/O control circuits and acts as a data buffer for the I/O data, whereas the data register is closest to the memory array and acts as a data buffer for the NAND Flash memory array operation.

The NAND Flash memory array is programmed and read in page-based operations and is erased in block-based operations. During normal page operations, the data and cache registers are tied together and act as a single register. During cache operations the data and cache registers operate independently to increase data throughput.

These devices also have a status register that reports the status of device operation.

Figure 4: NAND Flash Functional Block Diagram
Addressing

NAND Flash devices do not contain dedicated address pins. Addresses are loaded using a 5-cycle sequence as shown in Tables 3 and 4, on pages 13 and 14. See Figure 5 for additional memory mapping and addressing details.

Memory Mapping

Figure 5: Memory Map

Table 2: Operational Example

<table>
<thead>
<tr>
<th>Block</th>
<th>Page</th>
<th>Min Address in Page</th>
<th>Max Address in Page</th>
<th>Out of Bounds Addresses in Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0x0000000000</td>
<td>0x000000083F</td>
<td>0x0000000840–0x0000000FFF</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0x0000010000</td>
<td>0x000001083F</td>
<td>0x0000010840–0x0000010FFF</td>
</tr>
<tr>
<td>0</td>
<td>2</td>
<td>0x0000020000</td>
<td>0x000002083F</td>
<td>0x0000020840–0x0000020FFF</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>4,095</td>
<td>62</td>
<td>0x03FFFFE0000</td>
<td>0x03FFFFE083F</td>
<td>0x03FFFFE0840–0x03FFFFE0FFF</td>
</tr>
<tr>
<td>4,095</td>
<td>63</td>
<td>0x03FFFFF0000</td>
<td>0x03FFFFF083F</td>
<td>0x03FFFFF0840–0x03FFFFF0FFF</td>
</tr>
</tbody>
</table>

Notes:
1. As shown in Table 3 on page 13, the high nibble of ADDRESS cycle 2 has no assigned address bits; however, these 4 bits must be held LOW during the ADDRESS cycle to ensure that the address is interpreted correctly by the NAND Flash device. These extra bits are accounted for in ADDRESS cycle 2 even though they do not have address bits assigned to them.
2. The 12-bit column address is capable of addressing from 0 to 4,095 bytes on a x8 device; however, only bytes 0 through 2,111 are valid. Bytes 2,112 through 4,095 of each page are “out of bounds,” do not exist in the device, and cannot be addressed.
Array Organization

Figure 6: Array Organization for MT29F4G08AAA and MT29F8G08DAA (x8)

Notes:
1. For the 8Gb MT29F8G08DAA, the 4Gb array organization shown applies to each chip enable (CE# and CE2#).

Table 3: Array Addressing: MT29F4G08AAA and MT29F8G08DAA

<table>
<thead>
<tr>
<th>Cycle</th>
<th>I/O7</th>
<th>I/O6</th>
<th>I/O5</th>
<th>I/O4</th>
<th>I/O3</th>
<th>I/O2</th>
<th>I/O1</th>
<th>I/O0</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>CA7</td>
<td>CA6</td>
<td>CA5</td>
<td>CA4</td>
<td>CA3</td>
<td>CA2</td>
<td>CA1</td>
<td>CA0</td>
</tr>
<tr>
<td>Second</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>CA11</td>
<td>CA10</td>
<td>CA9</td>
<td>CA8</td>
</tr>
<tr>
<td>Third</td>
<td>BA7</td>
<td>BA6</td>
<td>PA5</td>
<td>PA4</td>
<td>PA3</td>
<td>PA2</td>
<td>PA1</td>
<td>PA0</td>
</tr>
<tr>
<td>Fourth</td>
<td>BA15</td>
<td>BA14</td>
<td>BA13</td>
<td>BA12</td>
<td>BA11</td>
<td>BA10</td>
<td>BA9</td>
<td>BA8</td>
</tr>
<tr>
<td>Fifth</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
</tr>
</tbody>
</table>

Notes:
1. Block address concatenated with page address = actual page address. CAx = column address; PAx = page address; BAx = block address.
2. If CA11 is “1,” then CA[10:6] must be “0.”
Figure 7: Array Organization for MT29F8G08BAA and MT29F16G08FAA (x8)

Notes:
1. Die 0, Plane 0: BA18 = 0; BA6 = 0.
   Die 1, Plane 0: BA18 = 0; BA6 = 1.
   Die 1, Plane 0: BA18 = 1; BA6 = 0.
   Die 1, Plane 1: BA18 = 1; BA6 = 1.
2. For the 16Gb MT29F16G08FAA, the 8Gb array organization shown here applies to each chip enable (CE# and CE2#).

Table 4: Array Addressing: MT28F8G08BAA and MT29F16G08FAA

<table>
<thead>
<tr>
<th>Cycle</th>
<th>I/O7</th>
<th>I/O6</th>
<th>I/O5</th>
<th>I/O4</th>
<th>I/O3</th>
<th>I/O2</th>
<th>I/O1</th>
<th>I/O0</th>
</tr>
</thead>
<tbody>
<tr>
<td>First</td>
<td>CA7</td>
<td>CA6</td>
<td>CA5</td>
<td>CA4</td>
<td>CA3</td>
<td>CA2</td>
<td>CA1</td>
<td>CA0</td>
</tr>
<tr>
<td>Second</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>CA11</td>
<td>CA10</td>
<td>CA9</td>
<td>CA8</td>
</tr>
<tr>
<td>Third</td>
<td>BA7</td>
<td>BA6</td>
<td>BA5</td>
<td>PA4</td>
<td>PA3</td>
<td>PA2</td>
<td>PA1</td>
<td>PA0</td>
</tr>
<tr>
<td>Fourth</td>
<td>BA15</td>
<td>BA14</td>
<td>BA13</td>
<td>BA12</td>
<td>BA11</td>
<td>BA10</td>
<td>BA9</td>
<td>BA8</td>
</tr>
<tr>
<td>Fifth</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>LOW</td>
<td>BA18</td>
<td>BA17</td>
<td>BA16</td>
</tr>
</tbody>
</table>

Notes:
1. CAx = column address; PAx = page address; BAx = block address.
2. If CA11 is 1, then CA[10:6] must be “0.”
3. Die address boundary: 0 = 0–4Gb; 1 = 4Gb–8Gb.
Bus Operation

The bus on MT29Fxxx devices is multiplexed. Data I/O, addresses, and commands all share the same pins, I/O[7:0].

The command sequence normally consists of a COMMAND LATCH cycle, ADDRESS INPUT cycles, and 1 or more DATA cycles—either READ or WRITE.

Control Signals

CE#, WE#, RE#, CLE, ALE, and WP# control NAND Flash device READ and WRITE operations. On the 8Gb MT29F8G08DAA, CE# and CE2# each control independent 4Gb arrays. On the 16Gb MT29F16G08FAA, CE# and CE2# each control independent 8Gb arrays. CE2# functions the same as CE# for its own array; all operations described for CE# also apply to CE2#.

CE# is used to enable the device. When CE# is LOW and the device is not in the busy state, the NAND Flash memory will accept command, address, and data information. When the device is not performing an operation, the CE# pin is typically driven HIGH and the device enters standby mode. The memory will enter standby if CE# goes HIGH while data is being transferred and the device is not busy. This helps reduce power consumption. See Figure 61 on page 69 and Figure 69 on page 75 for examples of CE# “Don't Care” operations.

The CE# “Don't Care” operation enables the NAND Flash to reside on the same asynchronous memory bus as other Flash or SRAM devices. Other devices on the memory bus can then be accessed while the NAND Flash is busy with internal operations. This capability is important for designs that require multiple NAND Flash devices on the same bus.

A HIGH CLE signal indicates that a command cycle is taking place. A HIGH ALE signal signifies that an ADDRESS INPUT cycle is occurring.

Commands

Commands are written to the command register on the rising edge of WE# when:
• CE# and ALE are LOW, and
• CLE is HIGH, and
• The device is not busy

As exceptions, the device accepts the READ STATUS, TWO-PLANE/MULTIPLE-DIE READ STATUS, and RESET commands when busy. Commands are transferred to the command register on the rising edge of WE# (see Figure 53 on page 65). Commands are input on I/O[7:0].

Address Input

Addresses are written to the address register on the rising edge of WE# when:
• CE# and CLE are LOW, and
• ALE is HIGH

Addresses are input on I/O[7:0]. Bits not part of the address space must be LOW.

The number of ADDRESS cycles required for each command varies. Refer to the command descriptions to determine addressing requirements (see Table 6 on page 19).
Data Input

Data is written to the data register on the rising edge of WE# when:
- CE#, CLE, and ALE are LOW, and
- the device is not busy

Data is input on I/O[7:0]. See Figure 55 on page 66 for additional data input details.

READs

After a READ command is issued, data is transferred from the memory array to the data register on the rising edge of WE#. R/B# goes LOW for 1R and transitions HIGH after the transfer is complete. When data is available in the data register, it is clocked out of the part by RE# going LOW. See Figure 60 on page 68 for detailed timing information.

The READ STATUS (70h) command, TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command, or the R/B# signal can be used to determine when the device is ready.

If a controller is using a timing of 30ns or longer for 1RC, use Figure 56 on page 66 for proper timing. If 1RC is less than 30ns, use Figure 57 on page 67 for extended data output (EDO) timing.

Ready/Busy#

The R/B# output provides a hardware method of indicating the completion of PROGRAM, ERASE, and READ operations. The signal requires a pull-up resistor for proper operation. The signal is typically HIGH, and transitions to LOW after the appropriate command is written to the device. The signal pin's open-drain driver enables multiple R/B# outputs to be OR-tied. The READ STATUS command can be used in place of R/B#. Typically, R/B# is connected to an interrupt pin on the system controller (see Figure 8 on page 17).

On the 8Gb MT29F8G08DAA, R/B# provides a status indication for the 4Gb section enabled by CE#, and R/B2# does the same for the 4Gb section enabled by CE2#. R/B# and R/B2# can be tied together, or they can be used separately to provide independent indications for each 4Gb section.

On the 16Gb MT29F16G08FAA, R/B# provides a status indication for the 8Gb section enabled by CE#, and R/B2# does the same for the 8Gb section enabled by CE2#. R/B# and R/B2# can be tied together, or they can be used separately to provide independent indications for each 8Gb section.

The combination of Rp and capacitive loading of the R/B# circuit determines the rise time of the R/B# pin. The actual value used for Rp depends on the system timing requirements. Large values of Rp cause R/B# to be delayed significantly. At the 10 to 90 percent points on the R/B# waveform, rise time is approximately two time constants (TC).

\[ TC = R \times C \]

Where R = Rp (resistance of pull-up resistor), and C = total capacitive load.

The fall time of the R/B# signal is determined mainly by the output impedance of the R/B# pin and the total load capacitance.

Refer to Figures 10 and 11 on page 18, which depict approximate Rp values using a circuit load of 100pF.
The minimum value for $R_p$ is determined by the output drive capability of the R/B# signal, the output voltage swing, and $V_{CC}$.

$$R_p(MIN, 3.3\, \text{V part}) = \frac{V_{CC(MAX)} - V_{OL(MAX)} + \Sigma I_L}{I_{OL} + \Sigma I_L} = \frac{3.2\, \text{V}}{8\, mA + \Sigma I_L}$$

Where $\Sigma I_L$ is the sum of the input currents of all devices tied to the R/B# pin.

**Figure 8:** READY/BUSY# Open Drain

**Figure 9:** $t_{\text{Fall}}$ and $t_{\text{Rise}}$

Notes:
1. $t_{\text{Fall}}$ and $t_{\text{Rise}}$ calculated at 10 percent and 90 percent points.
2. $t_{\text{Rise}}$ is primarily dependent on external pull-up resistor and external capacitive loading.
3. $t_{\text{Fall}} \approx 10\,\text{ns}$ at 3.3V.
4. See TC values in Figure 11 on page 18 for approximate Rp value and TC.
Figure 10:  \( I_{OL} \) vs. \( R_p \)

![Figure 10:  \( I_{OL} \) vs. \( R_p \)](image)

Figure 11:  \( TC \) vs. \( R_p \)

![Figure 11:  \( TC \) vs. \( R_p \)](image)

Table 5:  Mode Selection

<table>
<thead>
<tr>
<th>CLE</th>
<th>ALE</th>
<th>CE#</th>
<th>WE#</th>
<th>RE#</th>
<th>WP#</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td></td>
<td>Read mode  Command input</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td></td>
<td>Address input</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td></td>
<td>Write mode  Command input</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td></td>
<td>Address input</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td></td>
<td>Data input</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td></td>
<td>Sequential read and data output</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>During read (busy)</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>H</td>
<td>During program (busy)</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>L</td>
<td>During erase (busy)</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>0V/Vcc(^{1})  Standby</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. WP# should be biased to CMOS HIGH or LOW for standby.
2. Mode selection settings for this table: H = Logic level HIGH; L = Logic level LOW; X = \( V_{IH} \) or \( V_{IL} \).
### Command Definitions

**Table 6: Command Set**

<table>
<thead>
<tr>
<th>Command</th>
<th>Command Cycle 1</th>
<th>Number of Address Cycles</th>
<th>Data Cycles Required&lt;sup&gt;1&lt;/sup&gt;</th>
<th>Command Cycle 2</th>
<th>Valid During Busy</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>PAGE READ</td>
<td>00h</td>
<td>5</td>
<td>No</td>
<td>30h</td>
<td>No</td>
<td>Note 1</td>
</tr>
<tr>
<td>PAGE READ CACHE MODE</td>
<td>31h</td>
<td>–</td>
<td>No</td>
<td>–</td>
<td>No</td>
<td>Note 2</td>
</tr>
<tr>
<td>PAGE READ CACHE MODE LAST</td>
<td>3Fh</td>
<td>–</td>
<td>No</td>
<td>–</td>
<td>No</td>
<td>Note 2</td>
</tr>
<tr>
<td>READ for INTERNAL DATA MOVE</td>
<td>00h</td>
<td>5</td>
<td>No</td>
<td>35h</td>
<td>No</td>
<td>Note 3</td>
</tr>
<tr>
<td>RANDOM DATA READ</td>
<td>05h</td>
<td>2</td>
<td>No</td>
<td>00h</td>
<td>No</td>
<td>Note 4</td>
</tr>
<tr>
<td>READ ID</td>
<td>90h</td>
<td>1</td>
<td>No</td>
<td>–</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>READ STATUS</td>
<td>70h</td>
<td>–</td>
<td>No</td>
<td>–</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>PROGRAM PAGE</td>
<td>80h</td>
<td>5</td>
<td>Yes</td>
<td>10h</td>
<td>No</td>
<td>Note 5</td>
</tr>
<tr>
<td>PROGRAM PAGE CACHE MODE</td>
<td>80h</td>
<td>5</td>
<td>Yes</td>
<td>15h</td>
<td>No</td>
<td>Note 5</td>
</tr>
<tr>
<td>PROGRAM for INTERNAL DATA MOVE</td>
<td>85h</td>
<td>2</td>
<td>Optional</td>
<td>10h</td>
<td>No</td>
<td>Note 3</td>
</tr>
<tr>
<td>RANDOM DATA INPUT</td>
<td>85h</td>
<td>2</td>
<td>Yes</td>
<td>–</td>
<td>No</td>
<td>Note 6</td>
</tr>
<tr>
<td>BLOCK ERASE</td>
<td>60h</td>
<td>3</td>
<td>No</td>
<td>D0h</td>
<td>No</td>
<td>Note 5</td>
</tr>
<tr>
<td>RESET</td>
<td>FFh</td>
<td>–</td>
<td>No</td>
<td>–</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>OTP DATA PROGRAM</td>
<td>A0h</td>
<td>5</td>
<td>Yes</td>
<td>10h</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>OTP DATA PROTECT</td>
<td>A5h</td>
<td>5</td>
<td>No</td>
<td>10h</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>OTP DATA READ</td>
<td>AFh</td>
<td>5</td>
<td>No</td>
<td>30h</td>
<td>No</td>
<td></td>
</tr>
</tbody>
</table>

**Notes:**

1. Indicates required data cycles between command cycle 1 and command cycle 2.
2. Do not cross block address boundaries when using PAGE READ CACHE MODE operations.
3. Do not cross plane address boundaries when using READ for INTERNAL DATA MOVE and PROGRAM for INTERNAL DATA MOVE. See Tables 3 and 4 on pages 13 and 14 for plane address boundary definitions.
4. The RANDOM DATA READ command is limited to use within a single page.
5. These commands are valid during busy when performing an interleaved die operation. See “Interleaved Die Operations” on page 47 for additional details.
6. The RANDOM DATA INPUT command is limited to use within a single page.
### Table 7: Two-Plane Command Set

<table>
<thead>
<tr>
<th>Command</th>
<th>Command Cycle 1</th>
<th>Number of Address Cycles</th>
<th>Command Cycle 2</th>
<th>Number of Address Cycles</th>
<th>Command Cycle 3</th>
<th>Valid During Busy</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TWO-PLANE PAGE READ</td>
<td>00h</td>
<td>5</td>
<td>00h</td>
<td>5</td>
<td>30h</td>
<td>No</td>
<td></td>
</tr>
<tr>
<td>TWO-PLANE READ for INTERNAL DATA MOVE</td>
<td>00h</td>
<td>5</td>
<td>00h</td>
<td>5</td>
<td>35h</td>
<td>No</td>
<td>1</td>
</tr>
<tr>
<td>TWO-PLANE RANDOM DATA READ</td>
<td>06h</td>
<td>5</td>
<td>E0h</td>
<td>–</td>
<td>–</td>
<td>No</td>
<td>2</td>
</tr>
<tr>
<td>TWO-PLANE/MULTIPLE-DIE READ STATUS</td>
<td>78h</td>
<td>3</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>Yes</td>
<td>3</td>
</tr>
<tr>
<td>TWO-PLANE PROGRAM PAGE</td>
<td>80h</td>
<td>5</td>
<td>11h-80h</td>
<td>5</td>
<td>10h</td>
<td>No</td>
<td>4</td>
</tr>
<tr>
<td>TWO-PLANE PROGRAM PAGE CACHE MODE</td>
<td>80h</td>
<td>5</td>
<td>11h-80h</td>
<td>5</td>
<td>15h</td>
<td>No</td>
<td>4</td>
</tr>
<tr>
<td>TWO-PLANE PROGRAM for INTERNAL DATA MOVE</td>
<td>85h</td>
<td>5</td>
<td>11h-80h</td>
<td>5</td>
<td>10h</td>
<td>No</td>
<td>1</td>
</tr>
<tr>
<td>TWO-PLANE BLOCK ERASE</td>
<td>60h</td>
<td>3</td>
<td>60h</td>
<td>3</td>
<td>D0h</td>
<td>No</td>
<td>4</td>
</tr>
</tbody>
</table>

**Notes:**

1. Do not cross plane address boundaries when using TWO-PLANE READ for INTERNAL DATA MOVE and TWO-PLANE PROGRAM for INTERNAL DATA MOVE. See Tables 3 and 4 on pages 13 and 14 for plane address boundary definitions.
2. The TWO-PLANE RANDOM DATA READ command is limited to use with the TWO-PLANE PAGE READ command.
3. The TWO-PLANE/MULTIPLE-DIE READ STATUS command can be used to check status with two-plane and multiple-die operations, excluding the TWO-PLANE PAGE READ (00h-00h-30h) command.
4. These commands are valid during busy when performing interleaved die operations. See “Interleaved Die Operations” on page 47 for additional details.
READ Operations

PAGE READ 00h-30h

At power-on, the device defaults to READ mode. To enter READ mode while in operation, write the 00h command to the command register, then write 5 ADDRESS cycles, and conclude with the 30h command.

To determine the progress of the data transfer from the NAND Flash array to the data register (tR), monitor the R/B# signal or, alternatively, issue a READ STATUS (70h) command. If the READ STATUS command is used to monitor the data transfer, the user must reissue the READ (00h) command to receive data output from the data register. See Figure 65 on page 72 and Figure 66 on page 73 for examples. After the READ command has been reissued, pulsing the RE# line will result in outputting data, starting from the initial column address.

A serial page read sequence outputs a complete page of data. After 30h is written, the page data is transferred to the data register, and R/B# goes LOW during the transfer. When the transfer to the data register is complete, R/B# returns HIGH. At this point, data can be read from the device. Starting from the initial column address and going to the end of the page, read the data by repeatedly pulsing RE# at the maximum tRC rate (see Figure 12).

Figure 12: PAGE READ Operation

Don't Care
RANDOM DATA READ 05h-E0h

The RANDOM DATA READ command enables the user to specify a new column address so the data at single or multiple addresses can be read. The random read mode is enabled after a normal PAGE READ (00h-30h) sequence.

Random data can be output after the initial page read by writing an 05h-E0h command sequence along with the new column address (2 cycles).

The RANDOM DATA READ command can be issued without limit within the page.

Only data on the current page can be read. Pulsing the RE# pin outputs data sequentially (see Figure 13).

Figure 13: RANDOM DATA READ Operation

PAGE READ CACHE MODE START 31h; PAGE READ CACHE MODE START LAST 3Fh

Micron NAND Flash devices have a cache register that can be used to increase the READ operation speed when accessing sequential pages within a block.

First, issue a normal PAGE READ (00h–30h) command sequence. See Figure 14 on page 23 for operation details. The R/B# signal goes LOW for \( t_{R} \) during the time it takes to transfer the first page of data from the memory to the data register. After R/B# returns to HIGH, the PAGE READ CACHE MODE START (31h) command is latched into the command register. R/B# goes LOW for \( t_{DCBSYR1} \) while data is being transferred from the data register to the cache register. After the data register contents are transferred to the cache register, another PAGE READ is automatically started as part of the 31h command. Data is transferred from the next sequential page of the memory array to the data register during the same time data is being read serially (pulsing RE#) from the cache register. If the total time to output data exceeds \( t_{R} \), then the PAGE READ is hidden.

The second and subsequent pages of data are transferred to the cache register by issuing additional 31h commands. R/B# will stay LOW up to \( t_{DCBSYR2} \). This time can vary, depending on whether the previous memory-to-data-register transfer was completed prior to issuing the next 31h command. See Table 18 on page 63 for timing parameters. If the data transfer from memory to the data register is not completed before the 31h command is issued, R/B# stays LOW until the transfer is complete.

It is not necessary to output a whole page of data before issuing another 31h command. R/B# will stay LOW until the previous PAGE READ is complete and the data has been transferred to the cache register.

To read out the last page of data, the PAGE READ CACHE MODE START LAST (3Fh) command is issued. This command transfers data from the data register to the cache register without issuing another PAGE READ (see Figure 14 on page 23).

Crossing block address boundaries when using the PAGE READ CACHE MODE operation is prohibited.
Figure 14: PAGE READ CACHE MODE Operation

CLE

CE#

WE#

ALE

R/B#

RE#

I/Ox

Don't Care
READ ID 90h

The READ ID command is used to read the 5 bytes of identifier code programmed into the NAND Flash devices. The READ ID command reads a 5-byte table that includes manufacturer ID, device configuration, and part-specific information (see Table 8 on page 25).

Writing 90h to the command register puts the device into the read ID mode. The command register stays in this mode until the next command cycle is issued (see Figure 15).

Figure 15: READ ID Operation

Notes: 1. See Table 8 on page 25 for byte definitions.
# 4Gb, 8Gb, and 16Gb x8 NAND Flash Memory

## Command Definitions

<table>
<thead>
<tr>
<th>Table 8: Device ID and Configuration Codes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Options</strong></td>
</tr>
<tr>
<td>--------------</td>
</tr>
<tr>
<td><strong>Byte 0</strong></td>
</tr>
<tr>
<td><strong>Byte 1</strong></td>
</tr>
<tr>
<td>MT29F4G08AAA</td>
</tr>
<tr>
<td>MT29F8G08BAA</td>
</tr>
<tr>
<td>MT29F8G08DAA</td>
</tr>
<tr>
<td>MT29F16G08FAA</td>
</tr>
<tr>
<td><strong>Byte 2</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Cell type</strong></td>
</tr>
<tr>
<td><strong>Number of simultaneously programmed pages</strong></td>
</tr>
<tr>
<td><strong>Byte 3</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Cache programming</strong></td>
</tr>
<tr>
<td><strong>Byte value</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Byte 4</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Byte value</strong></td>
</tr>
<tr>
<td><strong>Byte 5</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Plane size</strong></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
</tr>
<tr>
<td><strong>Byte value</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

**Notes:**
1. b = binary; h = hex.
2. The MT29F8G08DAA device ID code reflects the configuration of each 4Gb section.
3. The MT29F16G08FAA device ID code reflects the configuration of each 8Gb section.
READ STATUS 70h

These NAND Flash devices have an 8-bit status register the software can read during device operation. Table 9 describes the status register.

After a READ STATUS command, all READ cycles will be from the status register until a new command is issued. Changes in the status register will be seen on I/O[7:0] as long as CE# and RE# are LOW; it is not necessary to start a new READ STATUS cycle to see these changes.

In devices that have more than one die sharing a common CE# pin, the READ STATUS (70h) command reports the status of the die that was last addressed. If interleaved operations are started on both die, then the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command must be used to select the die that should report status. In this situation, using the READ STATUS (70h) command will result in bus contention, as both die will respond until the next operation is issued.

While monitoring the status register to determine when the tR (transfer from NAND Flash array to data register) is complete, the user must reissue the READ (00h) command to make the change from status to read mode. After the READ command has been reissued, pulsing the RE# line will result in outputting data, starting from the initial column address.

Table 9: Status Register Bit Definition

<table>
<thead>
<tr>
<th>SR Bit</th>
<th>Program Page</th>
<th>Program Page Cache Mode</th>
<th>Page Read</th>
<th>Page Read Cache Mode</th>
<th>Block Erase</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Pass/fail</td>
<td>Pass/fail (N)</td>
<td>–</td>
<td>–</td>
<td>Pass/fail</td>
<td>0 = Successful PROGRAM/ERASE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 = Error in PROGRAM/ERASE</td>
</tr>
<tr>
<td>1</td>
<td>–</td>
<td>Pass/fail (N-1)</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0 = Successful PROGRAM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 = Error in PROGRAM</td>
</tr>
<tr>
<td>2</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>Ready/busy</td>
<td>Ready/busy2</td>
<td>Ready/busy</td>
<td>Ready/busy2</td>
<td>Ready/busy</td>
<td>0 = Busy</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 = Ready</td>
</tr>
<tr>
<td>6</td>
<td>Ready/busy</td>
<td>Ready/busy cache3</td>
<td>Ready/busy</td>
<td>Ready/busy cache3</td>
<td>Ready/busy</td>
<td>0 = Busy</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 = Ready</td>
</tr>
<tr>
<td>7</td>
<td>Write protect</td>
<td>Write protect</td>
<td>Write protect</td>
<td>Write protect</td>
<td>Write protect</td>
<td>0 = Protected</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1 = Not protected</td>
</tr>
</tbody>
</table>

Notes:
1. Status register bit 0 reports a “1” if a TWO-PLANE PROGRAM PAGE or TWO-PLANE BLOCK ERASE operation fails on one or both planes. Status register bit 1 reports a “1” if a TWO-PLANE PROGRAM PAGE CACHE MODE operation fails on one or both planes. Use TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) to determine the plane to which the operation failed.
2. Status register bit 5 is “0” during the actual programming operation. If cache mode is used, this bit will be “1” when all internal operations are complete.
3. Status register bit 6 is “1” when the cache is ready to accept new data. R/B# follows bit 6. See Figure 19 on page 29 and Figure 73 on page 77.
**Figure 16: Status Register Operation**

![Figure 16: Status Register Operation](image)

**PROGRAM Operations**

**PROGRAM PAGE 80h-10h**

Micron NAND Flash devices are inherently page-programmed devices. Pages must be programmed consecutively within a block, from the least significant page address to most significant page address (that is, 0, 1, 2, …, 63). Random page address programming is prohibited.

Micron NAND Flash devices also support partial-page programming operations. This means that any single bit can only be programmed one time before an erase is required; however, the page can be partitioned such that a maximum of four programming operations are supported before an erase is required.

**SERIAL DATA INPUT 80h**

PROGRAM PAGE operations require loading the SERIAL DATA INPUT (80h) command into the command register, followed by 5 ADDRESS cycles, then the data. Serial data is loaded on consecutive WE# cycles starting at the given address. The PROGRAM (10h) command is written after the data input is complete. The control logic automatically executes the proper algorithm and controls all the necessary timing to program and verify the operation. Write verification only detects “1s” that are not successfully written to “0s.”

R/B# goes LOW for the duration of array programming time, tPROG. The READ STATUS (70h) command and the RESET (FFh) command are the only commands valid during the programming operation. Bit 6 of the status register will reflect the state of R/B#. When the device reaches ready, read bit 0 of the status register to determine if the program operation passed or failed (see Figure 17 on page 28). The command register stays in read status register mode until another valid command is written to it.

**RANDOM DATA INPUT 85h**

After the initial data set is input, additional data can be written to a new column address with the RANDOM DATA INPUT (85h) command. The RANDOM DATA INPUT command can be used any number of times in the same page prior to issuing the PAGE WRITE (10h) command. See Figure 18 on page 28 for the proper command sequence.
Figure 17: PROGRAM and READ STATUS Operation

PROGRAM PAGE CACHE MODE 80h-15h

Cache programming is actually a buffered programming mode of the standard
PROGRAM PAGE command. Programming is started by loading the SERIAL DATA
INPUT (80h) command to the command register, followed by 5 cycles of address and a
full or partial page of data. The data is initially copied into the cache register, and the
CACHE PROGRAM (15h) command is then latched to the command register. Data is
transferred from the cache register to the data register on the rising edge of WE#. R/B#
goes LOW during this transfer time. After the data has been copied into the data register
and R/B# returns to HIGH, memory array programming begins.

When R/B# returns to HIGH, new data can be written to the cache register by issuing
another CACHE PROGRAM command sequence. The time that R/B# stays LOW will be
controlled by the actual programming time. The first time through equals the time it
takes to transfer the cache register contents to the data register. On the second and
subsequent programming passes, transfer from the cache register to the data register is
held off until current data register content has been programmed into the array.

The PROGRAM PAGE CACHE MODE command can cross block address boundaries; it
must not cross die address boundaries. RANDOM DATA INPUT (85h) commands are
permitted with PROGRAM PAGE CACHE MODE operations.

Bit 6 (Cache R/B#) of the status register can be read by issuing the READ STATUS (70h)
command to determine when the cache register is ready to accept new data. The R/B#
pin always follows bit 6.

Bit 5 (R/B#) of the status register can be polled to determine when the actual program-
mapping of the array is complete for the current programming cycle.

If just the R/B# pin is used to determine programming completion, the last page of the
program sequence must use the PROGRAM PAGE (10h) command instead of the
CACHE PROGRAM (15h) command. If the CACHE PROGRAM (15h) command is used
every time, including the last page of the programming sequence, status register bit 5
must be used to determine when programming is complete (see Figure 19 on page 29).
Bit 0 of the status register returns the pass/fail for the previous page when bit 6 of the status register is a “1” (ready state). The pass/fail status of the current PROGRAM operation is returned with bit 0 of the status register when bit 5 of the status register is a “1” (ready state) as shown in Figure 19.

Figure 19: PROGRAM PAGE CACHE MODE Operation Example

Notes: 1. See Note 3, Table 19 on page 64.
2. Check I/O[6:5] for internal ready/busy. Check I/O[1:0] for pass/fail status. RE# can stay LOW or pulse multiple times after a 70h command.

Internal Data Move

An internal data move requires two command sequences. Issue a READ for INTERNAL DATA MOVE (00h-35h) command first, then the PROGRAM for INTERNAL DATA MOVE (85h-10h) command. Data moves are only supported within the plane from which data is read. Moving data from odd to even blocks, from even to odd blocks, and across die boundaries is prohibited.

READ FOR INTERNAL DATA MOVE 00h-35h

The READ for INTERNAL DATA MOVE (00h-35h) command is used in conjunction with the PROGRAM for INTERNAL DATA MOVE (85h-10h) command. First, 00h is written to the command register, then the internal source address is written (5 cycles). After the address is input, the READ for INTERNAL DATA MOVE (35h) command writes to the command register. This transfers a page from memory into the cache register. The written column addresses are ignored even though all 5 ADDRESS cycles are required.

The memory device is now ready to accept the PROGRAM for INTERNAL DATA MOVE command. Please refer to the description of this command in the following section.

PROGRAM for INTERNAL DATA MOVE 85h-10h

After the READ for INTERNAL DATA MOVE (00h-35h) command has been issued and R/B# goes HIGH, the PROGRAM for INTERNAL DATA MOVE (85h-10h) command can be written to the command register. This command transfers the data from the cache register to the data register and programming of the new destination page begins. The sequence: 85h, destination address (5 cycles), then 10h, is written to the device. After 10h is written, R/B# goes LOW while the control logic automatically programs the new page. The READ
STATUS command can be used instead of the R/B# line to determine when the write is complete. When status register bit 6 = 1, bit 0 of the status register indicates if the operation was successful.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM for INTERNAL DATA MOVE command sequence to modify one or more bytes of the original data. First, data is copied into the cache register using the 00h-35h command sequence, then the RANDOM DATA INPUT (85h) command is written along with the address of the data to be modified next. New data is input on the external data pins. This copies the new data into the cache register.

When 10h is written to the command register, the original data plus the modified data are transferred to the data register, and programming of the new page is started. The RANDOM DATA INPUT command can be issued as many times as necessary before starting the programming sequence with 10h (see Figures 20 and 21).

Because INTERNAL DATA MOVE operations do not use external memory, ECC cannot be used to check for errors before programming the data to a new page. This can lead to a data error if the source page contains a bit error due to charge loss or charge gain. In the case that multiple INTERNAL DATA MOVE operations are performed, these bit errors may accumulate without correction. For this reason, it is highly recommended that systems using INTERNAL DATA MOVE operations also use a robust ECC scheme that can correct two or more bits per sector.

Figure 20: INTERNAL DATA MOVE Operation

Figure 21: INTERNAL DATA MOVE Operation with RANDOM DATA INPUT

BLOCK ERASE Operation

BLOCK ERASE 60h-D0h

Erasing occurs at the block level. For example, the MT29F4G08AAA device has 4,096 erase blocks, organized into 64 pages per block, 2,112 bytes per page (2,048 + 64 bytes). Each block is 132K bytes (128K + 4K bytes). The BLOCK ERASE command operates on one block at a time (see Figure 22 on page 31).

Three cycles of addresses BA[18:6] and PA[5:0] are required. Although page addresses PA[5:0] are loaded, they are a “Don’t Care” and are ignored for BLOCK ERASE operations. See Table 3 on page 13 for addressing details.
The actual command sequence is a two-step process. The ERASE SETUP (60h) command is first written to the command register. Then 3 cycles of addresses are written to the device. Next, the ERASE CONFIRM (D0h) command is written to the command register. At the rising edge of WE#, R/B# goes LOW and the control logic automatically controls the timing and erase-verify operations. R/B# stays LOW for the entire tBERS erase time.

The READ STATUS (70h) command can be used to check the status of the BLOCK ERASE operation. When bit 6 = 1, the ERASE operation is complete. Bit 0 indicates a pass/fail condition where 0 = pass (see Figure 22, and Table 9 on page 26).

**Figure 22: BLOCK ERASE Operation**

![Diagram of BLOCK ERASE Operation]

**One-Time Programmable (OTP) Area**

This Micron NAND Flash device offers a protected, one-time programmable NAND Flash memory area. Ten full pages (2,112 bytes per page) of OTP data is available on the device, and the entire range is guaranteed to be good. The OTP area is accessible only through the OTP commands. Customers can use the OTP area in any way they desire; typical uses include programming serial numbers or other data for permanent storage.

In Micron NAND Flash devices, the OTP area leaves the factory in a non-written state (all bits are “1s”). Programming or partial-page programming enables the user to program only “0” bits in the OTP area. The OTP area cannot be erased, even if it is not protected. Protecting the OTP area simply prevents further programming of the OTP area.

While the OTP area is referred to as “one-time programmable,” Micron provides a unique way to program and verify data—before permanently protecting it and preventing future changes.
OTP programming and protection are accomplished in two discrete operations. First, using the OTP DATA PROGRAM (A0h-10h) command, an OTP page is programmed entirely in one operation or in up to four partial-page programming sequences. Programming can occur on other pages within the OTP area in a similar manner. Second, the OTP area is permanently protected from further programming using the OTP DATA PROTECT (A5h-10h) command. The pages within the OTP area can always be read using the OTP DATA READ (AFh-30h) command, whether or not it is protected.

To determine whether or not the device is busy during an OTP operation, either monitor R/B# or use the READ STATUS (70h) command. Use of the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is prohibited during and following OTP operations.

**OTP DATA PROGRAM A0h-10h**

The OTP DATA PROGRAM (A0h-10h) command is used to write data to the pages within the OTP area. An entire page can be programmed at one time, or a page can be partially programmed up to four times. There is no ERASE operation for the OTP pages.

The OTP DATA PROGRAM enables programming into an offset of an OTP page, using the two bytes of column address (CA[11:0]). The command is not compatible with the RANDOM DATA INPUT (85h) command. The OTP DATA PROGRAM command will not execute if the OTP area has been protected.

To use the OTP DATA PROGRAM command, issue the A0h command. Issue 5 ADDRESS cycles: the first 2 ADDRESS cycles are the column address, and for the remaining 3 cycles select a page in the range of 02h-00h-00h through 0Bh-00h-00h. Next, write from 1 to 2,112 bytes of data. After data input is complete, issue the 10h command. The internal control logic automatically executes the proper programming algorithm and controls the necessary timing for programming and verification. Program verification only detects “1s” that are not successfully written to “0s.”

R/B# goes LOW during the duration of the array programming time (tPROG). The READ STATUS (70h) command is the only command valid during the OTP DATA PROGRAM operation. Bit 5 of the status register will reflect the state of R/B#. If bit 7 is “0,” then the OTP area has been protected; otherwise, it will be a “1.”

When the device is ready, read bit 0 of the status register to determine if the operation passed or failed (see Table 9 on page 26).

It is possible to program each OTP page a maximum of four times.
Figure 23: OTP DATA PROGRAM Operation

Notes: 1. The OTP page must be within the 02h–0Bh range.
OTP DATA PROTECT A5h-10h

The OTP DATA PROTECT (A5h-10h) command is used to protect all the data in the OTP area. After the data is protected it cannot be programmed further. When the OTP area is protected, the pages within the area are no longer programmable and cannot be unprotected.

To use the OTP DATA PROTECT command, issue the A5h command. Next, issue the following 5 ADDRESS cycles: 00h-00h-01h-00h-00h. Finally, issue the 10h command.

R/B# goes LOW while the OTP area is being protected. The protect command duration is similar to a normal page programming operation, \(^\text{3PROG}\). The READ STATUS (70h) command is the only command valid during the OTP DATA PROTECT operation. Bit 5 of the status register will reflect the state of R/B#.

When the device is ready, read bit 0 of the status register to determine if the operation passed or failed (see Table 9 on page 26).

Figure 24:  OTP DATA PROTECT Operation

OTP DATA READ AFh-30h

The OTP DATA READ (AFh-30h) command is used to read data from a page within the OTP area. An OTP page within the OTP area is available for reading data whether or not the area is protected.

To use the OTP DATA READ command, issue the AFh command. Next, issue 5 ADDRESS cycles: the first 2 ADDRESS cycles are the column address, and for the remaining 3 cycles select a page in the range of 02h-00h-00h through 0Bh-00h-00h. Finally, issue the 30h command.

Notes: 1. OTP data is protected following “good” status confirmation.
R/B# goes LOW (0H) while the data is moved from the OTP page to the data register. The READ STATUS (70h) command and the RESET (FFh) command are the only commands valid during the OTP DATA READ operation. Bit 5 of the status register will reflect the state of R/B#. For details, refer to Table 9 on page 26.

Normal READ operation timings apply to OTP read accesses (see Figure 25). Additional pages within the OTP area can be selected by repeating the OTP DATA READ command.

Figure 25: OTP DATA READ Operation

**TWO-PLANE Operations**

This NAND Flash device is divided into two physical planes. Each plane contains a 2,112-byte data register, a 2,112-byte cache register, and a 2,048-block NAND Flash array. Two-plane commands make better use of the Flash arrays on these physical planes by performing PROGRAM, READ, or ERASE operations simultaneously, significantly improving system performance.

**Two-Plane Addressing**

Two-plane commands require two addresses, one address per plane. These two addresses are subject to the following requirements:

- The least significant block address bit, BA6, must be different for the two addresses.
- The most significant block address bit, BA18 for 16Gb devices and for 8Gb devices with 1 CE#, must be identical for each plane.
- The page address bits, PA[5:0], must be identical for both addresses.
TWO-PLANE PAGE READ 00h-00h-30h

The TWO-PLANE PAGE READ (00h-00h-30h) operation is similar to the PAGE READ (00h-30h) operation. It transfers two pages of data from the NAND Flash array to the data registers. Each page must be from a different plane on the same die.

To enter the TWO-PLANE PAGE READ mode, write the 00h command to the command register, then write 5 ADDRESS cycles for plane 0 (BA6 = 0). Next, write the 00h command to the command register, then write 5 ADDRESS cycles for plane 1 (BA6 = 1). Finally, issue the 30h command. The first-plane and second-plane addresses must meet the two-plane addressing requirements and, in addition, they must have identical column addresses.

After the 30h command is written, page data is transferred from both planes to their respective data registers in tR. During these transfers, R/B# goes LOW. When the transfers are complete, R/B# goes HIGH. To read out the data from the plane 0 data register, pulse RE# repeatedly. After the data cycle from the plane 0 address completes, issue a TWO-PLANE RANDOM DATA READ (06h-E0h) command to select the plane 1 address, then repeatedly pulse RE# to read out the data from the plane 1 data register.

Alternatively, the READ STATUS (70h) command can monitor data transfers. When the transfers are complete, status register bit 6 is set to “1.” To read data from the first of the two planes, the user must first issue the TWO-PLANE RANDOM DATA READ (06h-E0h) command (see “TWO-PLANE RANDOM DATA READ 06h-E0h” command) and pulse RE# repeatedly. When the data cycle is complete, issue a TWO-PLANE RANDOM DATA READ (06h-E0h) command to select the other plane. To output the data beginning at the specified column address, pulse RE# repeatedly.

Use of the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is prohibited during and following a TWO-PLANE PAGE READ operation.

TWO-PLANE RANDOM DATA READ 06h-E0h

The TWO-PLANE RANDOM DATA READ (06h-E0h) command is similar to the RANDOM DATA READ (05h-E0h) command, except that it requires 5 ADDRESS cycles rather than 2. The command selects a die and plane, and a column address from which to read data after a TWO-PLANE PAGE READ (00h-00h-30h) command.

To issue a TWO-PLANE RANDOM DATA READ command, issue the 06h command, then 5 ADDRESS cycles, and follow with the E0h command. Pulse RE# repeatedly to read data from the new plane, beginning at the specified column address.

The primary purpose of the TWO-PLANE RANDOM DATA READ command is to select a new die and plane, and a column address within that die and plane. If a new die and plane do not need to be selected, then it is possible to use the RANDOM DATA READ (05h-E0h) command instead (see “RANDOM DATA READ 05h-E0h” on page 22).
Figure 26: TWO-PLANE PAGE READ Operation

Notes:
1. Column and page addresses must be the same.
2. The least significant block address bit, BA6, must not be the same for the first- and second-plane addresses.
Figure 27:  TWO-PLANE PAGE READ Operation with RANDOM DATA READ

R/B#

RE#

I/Ox

00h Address (5 cycles) 00h Address (5 cycles) 00h Address (5 cycles) 05h Address (2 cycles) E0h

Plane 0 address Plane 0 data Plane 0 data Plane 1 address Plane 1 data

Data output Data output

1
TWO-PLANE PROGRAM PAGE 80h-11h-80h-10h

The TWO-PLANE PROGRAM PAGE (80h-11h-80h-10h) operation is similar to the PROGRAM PAGE (80h-10h) operation. It programs two pages of data from the data registers to the Flash arrays. The pages must be programmed to different planes on the same die. Within a block, the pages must be programmed consecutively from the least significant to most significant page address. Random page programming within a block is prohibited. The first-plane address and the second-plane address must meet the two-plane addressing requirements (see “Two-Plane Addressing” on page 35).

To begin the TWO-PLANE PROGRAM PAGE operation, write the 80h command to the command register; write 5 ADDRESS cycles for the first plane; then write the data. Serial data is loaded on consecutive WE# cycles starting at the given address. Next, write the 11h command. The 11h command is a “dummy” command that informs the control logic that the first set of data for the first plane is complete. No programming of the NAND Flash array occurs. R/B# goes LOW for 1DBSY, then returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during 1DBSY are READ STATUS (70h) and RESET (FFh).

After 1DBSY, write the 80h (or 81h) command to the command register; write 5 ADDRESS cycles for the second plane; then write the data. The PROGRAM (10h) command is written after the second-plane data input is complete.

After the 10h command is written, the control logic automatically executes the proper algorithm and controls all the necessary timing to program and verify the operations to both planes. WRITE verification only detects “1s” that are not successfully written to “0s.”

R/B# goes LOW for the duration of the array programming time (tPROG). When programming and verification are complete, R/B# returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during tPROG are READ STATUS (70h), TWO-PLANE/ MULTIPLE-DIE READ STATUS (78h), and RESET (FFh).

When the device is ready, if the READ STATUS (70h) command indicates an error in the operation (status register bit 0 = 1), use the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command twice—once for each plane—to determine which plane operation failed.

During serial data input for either plane, the RANDOM DATA INPUT (85h) command can be used any number of times to change the column address within that plane. For details on this command, see “RANDOM DATA INPUT 85h” on page 27. Figure 28 shows TWO-PLANE PROGRAM PAGE operation.

![TWO-PLANE PROGRAM PAGE Operation Diagram](image-url)

Figure 28: TWO-PLANE PROGRAM PAGE Operation
The TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-15h) operation is similar to the PROGRAM PAGE CACHE MODE (80h-15h) operation. It programs two pages of data from the data registers to the NAND Flash arrays. The pages must be programmed to different planes on the same die. Within a block, the pages must be programmed consecutively from the least significant to the most significant page address. Random page programming within a block is prohibited. The first-plane and second-plane addresses must meet the two-plane addressing requirements (see “Two-Plane Addressing” on page 35).

To enter the two-plane program page cache mode, write the 80h command to the command register, write 5 ADDRESS cycles for the first plane, then write the data. Serial data is loaded on consecutive WE# cycles starting at the given address. Next, write the 11h command. The 11h command is a “dummy” command that informs the control logic that the first set of data for the first plane is complete. No programming of the NAND Flash array occurs. R/B# goes LOW for ¹DBSY, then returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during ¹DBSY are READ STATUS (70h) and RESET (FFh).

After ¹DBSY, write the 80h (or 81h) command to the command register, write 5 ADDRESS cycles for the second plane, then write the data. The CACHE WRITE (15h) command is written after the second-plane data input is complete. Data is transferred from the cache registers to the data registers on the rising edge of WE#. R/B# goes LOW during this transfer time. After the data has been copied into the data registers and R/B# returns HIGH, memory array programming to both planes begins.
When R/B# returns HIGH, new data can be written to the cache registers by issuing another TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-15h) command sequence. The time that R/B# stays LOW (tCBSY) is determined by the actual programming time of the previous operation. For the first cache operation, the duration of tCBSY is the time it takes for the data to be copied from the cache registers to the data registers. On the second and subsequent TWO-PLANE PROGRAM PAGE CACHE MODE operations, transfer from the cache registers to the data registers is delayed until the current data register contents have been programmed into the arrays.

If the R/B# pin is used to determine programming completion, the last operation of the program sequence must use the TWO-PLANE PROGRAM PAGE (80h-11h-80h-10h) command instead of the TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-15h) command. If the TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-15h) command is used for the last operation, then use READ STATUS (70h) to monitor operation progress; status register bit 5 indicates when programming is complete. See Table 9 on page 26 for details of the status register.

To determine when the current TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-10h) operation has completed, issue the READ STATUS (70h) command and check status register bits 5 and 6. When the device is ready, use status register bit 0 to determine if the current operation passed and status register bit 1 to determine if the previous operation passed. If either bit 0 or bit 1 = 1, indicating a failed operation, then use the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command twice—one for each plane—to determine which current or previous plane operation failed. For more information on status register bit definitions, see Table 9 on page 26.

During the serial data input for either plane, the RANDOM DATA INPUT (85h) command can be used any number of times to change the column address within that plane. For details on this command, see “RANDOM DATA INPUT 85h” on page 27. See Figure 29 on page 40 for an example.
TWO-PLANE INTERNAL DATA MOVE 00h-00h-35h/85h-11h-80h-10h

A TWO-PLANE INTERNAL DATA MOVE operation is similar to an INTERNAL DATA MOVE operation, and requires two sequences. Issue a TWO-PLANE READ for INTERNAL DATA MOVE (00h-00h-35h) command first, then the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command. Data moves are only supported within the planes from which data is read. The first-plane and second-plane addresses must meet the two-plane addressing requirements for both the TWO-PLANE READ for INTERNAL DATA MOVE (00h-00h-35h) and TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) commands (see “Two-Plane Addressing” on page 35).

TWO-PLANE READ for INTERNAL DATA MOVE 00h-00h-35h

The TWO-PLANE READ for INTERNAL DATA MOVE (00h-00h-35h) command is used in conjunction with the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command. First, write 00h to the command register, then write the first-plane internal source address (5 cycles). Again, write 00h to the command register, followed by the second-plane internal source address (5 cycles). Finally, write 35h to the command register. After the 35h command, R/B# goes LOW for tR while two pages are read into their respective cache registers.
The memory device is now ready to accept the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command.

**TWO-PLANE PROGRAM for INTERNAL DATA MOVE 85h-11h-80h-10h**

After the TWO-PLANE READ for INTERNAL DATA MOVE (00h-00h-35h) command has been issued and R/B# goes HIGH (or the status register bit 6 is “1”), the TWO-PLANE PROGRAM for INTERNAL DATA MOVE (85h-11h-80h-10h) command is used. Pages must be read from and programmed to the same plane.

First, write 85h to the command register, then write the first-plane destination address (5 cycles), then write 11h to the command register. The 11h command is a “dummy” command that informs the control logic that the first set of data for the first plane is complete. No programming of the NAND Flash array occurs. R/B# goes LOW for ¹DBSY, then returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during ¹DBSY are READ STATUS (70h) and RESET (FFh).

After ¹DBSY, write the 80h (or 81h) command to the command register, then write the second-plane destination address (5 cycles), then write 10h to the command register. Data is transferred from the cache registers to the data registers on the rising edge of WE#, and programming begins on both planes.

R/B# goes LOW for the duration of array programming time, ¹PROG. When programming and verification are complete, R/B# returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during ¹PROG are READ STATUS (70h), TWO-PLANE/MULTIPLE-DIE READ STATUS (78h), and RESET (FFh).

If the READ STATUS (70h) command indicates an error in the operation (status register bit 0 = 1), use the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command twice—once for each plane—to determine which plane operation failed.

During the serial data input for either plane, the RANDOM DATA INPUT (85h) command can be used any number of times to change the column address within that plane. For details on this command, see “RANDOM DATA INPUT 85h” on page 27. See Figure 32 on page 44 for an example.
Figure 31: TWO-PLANE INTERNAL DATA MOVE Operation

![Diagram of two-plane internal data move operation.]

Figure 32: TWO-PLANE INTERNAL DATA MOVE Operation with RANDOM DATA INPUT

![Diagram of two-plane internal data move operation with random data input.]

R/B#

I/Ox 00h Address (5 cycles) 00h Address (5 cycles) 35h 85h Address (5 cycles) 11h
1st-plane source 2nd-plane source 1st-plane destination

R/B#

I/Ox 00h Address (5 cycles) 00h Address (5 cycles) 35h 85h Address (5 cycles) 11h
1st-plane source 2nd-plane source 1st-plane destination

R/B#

I/Ox 00h Address (5 cycles) 00h Address (5 cycles) 35h 85h Address (5 cycles) 11h
1st-plane source 2nd-plane source 1st-plane destination

R/B#

I/Ox 00h Address (5 cycles) 00h Address (5 cycles) 35h 85h Address (5 cycles) 11h
1st-plane source 2nd-plane source 1st-plane destination

R/B#

I/Ox 80h Address (5 cycles) 10h 70h Status
(or 81h) 2nd-plane destination

R/B#

I/Ox 00h Address (5 cycles) 00h Address (5 cycles) 35h 85h Address (5 cycles) 11h
1st-plane source 2nd-plane source 1st-plane destination

R/B#

I/Ox 80h Address (5 cycles) 10h 70h Status
(or 81h) 2nd-plane destination

R/B#

I/Ox 80h Address (5 cycles) 10h 70h Status
(or 81h) 2nd-plane destination
TWO-PLANE BLOCK ERASE 60h-60h-D0h

The TWO-PLANE BLOCK ERASE (60h-60h-D0h) operation is similar to the BLOCK ERASE (60h-D0h) operation. It erases two blocks instead of one. The blocks to be erased must be on different planes on the same die. The first-plane and second-plane addresses must meet the two-plane addressing requirements (see “Two-Plane Addressing” on page 35). Additionally, the page addresses, PA[5:0], for both planes must be LOW.

Begin a TWO-PLANE BLOCK ERASE operation by writing 60h to the command register, followed by 3 ADDRESS cycles of the first-plane block address. Then write 60h again to the command register, followed by 3 ADDRESS cycles of the second-plane block address. Finally, issue the D0h command.

R/B# goes LOW for the duration of block erase time, tBERS. When block erasure is complete, R/B# returns HIGH. The READ STATUS (70h) command also indicates that the device is ready when status register bit 6 is set to “1.” The only valid commands during tBERS are READ STATUS (70h), TWO-PLANE/MULTIPLE-DIE READ STATUS (78h), and RESET (FFh).

If the READ STATUS (70h) command indicates an error in the operation (status register bit 0 = 1), then use the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command twice—once for each plane—to determine which plane operation failed.

Figure 33:  TWO-PLANE BLOCK ERASE Operation

![Figure 33:  TWO-PLANE BLOCK ERASE Operation](image-url)
In Micron NAND Flash devices that have two planes, and possibly more than one die in a package that share the same CE# pin, it is possible to independently poll the status register of a particular plane and die using the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command. This command can be used to check the status register during and after two-plane operations (with the exception of TWO-PLANE PAGE READ), and to check the status of interleaved die operations.

After the 78h command is issued, the device requires 3 ADDRESS cycles containing the block and page addresses, BA[18:6] and PA[5:0]. The most significant block address bit in the third ADDRESS cycle, BA18, selects the proper die, and the least significant block address bit in the first ADDRESS cycle, BA6, selects the proper plane within that die.

After the 78h command and the 3 ADDRESS cycles, the status register is output on I/O[7:0] when RE# is LOW. Changes in the status register will be seen on I/O[7:0] as long as CE# and RE# are LOW; it is not necessary to issue a new TWO-PLANE/MULTIPLE-DIE READ STATUS command to see these changes. The status register bit definitions are identical to those reported by the READ STATUS (70h) command (see Table 9 on page 26).

In devices that have more than one die sharing a common CE# pin, when one die is not busy (status register bit 5 is “1”), it is possible to initiate a new operation to that die even if the other die is busy (see “Interleaved Die Operations” on page 47).

If both die are busy during or following an interleaved die operation, the READ STATUS (70h) command must not be used to check status, as both die will respond, causing bus contention on I/O[7:0]. The TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is required to check status during and after interleaved die operations.

Use of the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is prohibited during and following power-on RESET and OTP commands.

**Figure 34: TWO-PLANE/MULTIPLE-DIE READ STATUS Cycle**
Interleaved Die Operations

In devices that have more than one die sharing a common CE# pin, it is possible to significantly improve performance by interleaving operations between the die. When both die are idle (R/B# is HIGH or status register bit 5 is “1”), issue a command to the first die (BA18 = 0). Then, while the first die is busy (R/B# is LOW), issue a command to the other die (BA18 = 1).

There are two ways to verify operation completion in each die: using the R/B# signal, or monitoring the status register. R/B# remains LOW while either die is busy. When R/B# goes HIGH, then both die are idle and the operations are complete. Alternatively, the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command can report the status of each die individually. If a die is performing a cache operation, like PROGRAM PAGE CACHE MODE (80h-15h) or TWO-PLANE PROGRAM PAGE CACHE MODE (80h-11h-80h-15h), then the die is able to accept the data for another cache operation when status register bit 6 is “1.” All operations, including cache operations, are complete on a die when status register bit 5 is “1.”

During and following interleaved die operations, the READ STATUS (70h) command is prohibited. Instead, use the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command. This command selects which die will report status. Interleaved two-plane commands must also meet the requirements in “Two-Plane Addressing” on page 35.

PROGRAM PAGE, PROGRAM PAGE CACHE MODE, TWO-PLANE PROGRAM PAGE, TWO-PLANE PROGRAM PAGE CACHE MODE, BLOCK ERASE, and TWO-PLANE BLOCK ERASE can be used as interleaved operations on separate die that share a common CE#.

Interleaved PROGRAM PAGE Operations

Figures 35 and 36 show how to perform two types of interleaved PROGRAM PAGE operations. In Figure 35, the R/B# signal is monitored for operation completion. In Figure 36 on page 48, the status register is monitored for operation completion with the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command.

RANDOM DATA INPUT (85h) is permitted during interleaved PROGRAM PAGE operations.

Figure 35: Interleaved PROGRAM PAGE Operation with R/B# Monitoring
Figure 36:  Interleaved PROGRAM PAGE Operation with Status Register Monitoring

Interleaved PROGRAM PAGE CACHE MODE Operations

Figures 37 and 38 show how to perform two types of interleaved PROGRAM PAGE CACHE MODE operations. In Figure 37, the R/B# signal is monitored. In Figure 38 on page 49, the status register is monitored with the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command.

RANDOM DATA INPUT (85h) is permitted during interleaved PROGRAM PAGE CACHE MODE operations.

Figure 37:  Interleaved PROGRAM PAGE CACHE MODE Operation with R/B# Monitoring
Figure 38: Interleaved PROGRAM PAGE CACHE MODE Operation with Status Register Monitoring

Interleaved TWO-PLANE PROGRAM PAGE Operations

Figure 39 on page 50 and Figure 40 on page 51 show how to perform two types of interleaved TWO-PLANE PROGRAM PAGE operations. In Figure 39, the R/B# signal is monitored for operation completion. In Figure 40, the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is used to monitor the status register for operation completion.

The interleaved TWO-PLANE PROGRAM PAGE operation must meet two-plane addressing requirements. See “Two-Plane Addressing” on page 35 for details.

RANDOM DATA INPUT (85h) is permitted during interleaved TWO-PLANE PROGRAM PAGE operations.
Figure 39: Interleaved TWO-PLANE PROGRAM PAGE Operation with R/B# Monitoring

Notes: 1. Two-plane addressing requirements apply.
Figure 40: Interleaved TWO-PLANE PROGRAM PAGE Operation with Status Register Monitoring

Notes: 1. Two-plane addressing requirements apply.
Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operations

Figures 41 and 42 show how to perform two types of interleaved TWO-PLANE PROGRAM PAGE CACHE MODE operations. In Figure 41, the R/B# signal is monitored. In Figure 42 on page 53, the status register is monitored with the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command.

The interleaved TWO-PLANE PROGRAM PAGE CACHE MODE operation must meet two-plane addressing requirements. See “Two-Plane Addressing” on page 35 for details.

RANDOM DATA INPUT (85h) is permitted during interleaved TWO-PLANE PROGRAM PAGE CACHE MODE operations.

Figure 41: Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operation with R/B# Monitoring
Figure 42: Interleaved TWO-PLANE PROGRAM PAGE CACHE MODE Operation with Status Register Monitoring

Notes: 1. Two-plane addressing requirements apply.
Interleaved BLOCK ERASE Operations

Figures 43 and 44 show how to perform two types of interleaved BLOCK ERASE operations. In Figure 43, the R/B# signal is monitored for operation completion. In Figure 44, the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is used to monitor the status register for operation completion.

**Figure 43: Interleaved BLOCK ERASE Operation with R/B# Monitoring**

![Illustration of Interleaved BLOCK ERASE Operation with R/B# Monitoring]

**Figure 44: Interleaved BLOCK ERASE Operation with Status Register Monitoring**

![Illustration of Interleaved BLOCK ERASE Operation with Status Register Monitoring]

Interleaved TWO-PLANE BLOCK ERASE Operations

Figures 45 and 46 on page 55 show how to perform two types of interleaved BLOCK ERASE operations. In Figure 45, the R/B# signal is monitored for operation completion. In Figure 46, the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is used to monitor the status register for operation completion.

The interleaved TWO-PLANE BLOCK ERASE operation must meet two-plane addressing requirements. See “Two-Plane Addressing” on page 35 for details.
Figure 45: Interleaved TWO-PLANE BLOCK ERASE Operation with R/B# Monitoring

Notes: 1. Two-plane addressing requirements apply.

Figure 46: Interleaved TWO-PLANE BLOCK ERASE Operation with Status Register Monitoring

Notes: 1. Two-plane addressing requirements apply.
RESET Operation

RESET FFh

The RESET command is used to put the memory device into a known condition and to abort the command sequence in progress.

READ, PROGRAM, and ERASE commands can be aborted while the device is in the busy state. The contents of the memory location being programmed or the block being erased are no longer valid. The data may be partially erased or programmed, and is invalid. The command register is cleared and is ready for the next command. The data register and cache register contents are marked invalid.

The status register contains the value E0h when WP# is HIGH; otherwise it is written with a 60h value. R/B# goes LOW for tRST after the RESET command is written to the command register (see Figure 47 and Table 10).

The RESET command must be issued to all CE#s after power-on. The device will be busy for a maximum of 1ms. Use of the TWO-PLANE/MULTIPLE-DIE READ STATUS (78h) command is prohibited during and following the initial RESET command and OTP operations.

Figure 47:  RESET Operation

Table 10: Status Register Contents After RESET Operation

<table>
<thead>
<tr>
<th>Condition</th>
<th>Status</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
<th>Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>WWP# HIGH</td>
<td>Ready</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>E0h</td>
</tr>
<tr>
<td>WWP# LOW</td>
<td>Ready and write protected</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>60h</td>
</tr>
</tbody>
</table>
WRITE PROTECT Operation

It is possible to enable and disable PROGRAM and ERASE commands using the WP# pin. Figures 48 through 51 illustrate the setup time ($t_{WW}$) required from WP# toggling until a PROGRAM or ERASE command is latched into the command register. After command cycle 1 is latched, the WP# pin must not be toggled until the command is complete and the device is ready (status register bit 5 is “1”).

Figure 48:  ERASE Enable

Figure 49:  ERASE Disable

Figure 50:  PROGRAM Enable
Error Management

This NAND Flash device is specified to have a minimum of 4,016 valid blocks (NVb) out of every 4,096 total available blocks. This means the devices may have blocks that are invalid when shipped from the factory. An invalid block is one that contains one or more bad bits. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below NVb during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used quite reliably in systems that provide bad-block management and error correction algorithms. This type of software environment ensures data integrity.

Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

The first block (physical block address 00h) for each CE# is guaranteed to be valid with ECC (up to 1,000 PROGRAM/ERASE cycles) when shipped from the factory. This provides a reliable location for storing boot code and critical boot information.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by programming data other than FFh into the first spare location (column address 2,048) of the first or second page of each bad block.

System software should check the first spare address on the first and second page of each block prior to performing any PROGRAM or ERASE operations on the NAND Flash device. A bad-block table can then be created, allowing system software to map around these areas. Factory testing is performed under worst-case conditions. Because blocks marked “bad” may be marginal, it may not be possible to recover this information if the block is erased.

Over time, some memory locations may fail to program or erase properly. In order to ensure that data is stored properly over the life of the NAND Flash device, the following precautions are required:

- Check status after a PROGRAM, ERASE, or INTERNAL DATA MOVE operation.
- Under typical use conditions, utilize a minimum of 1-bit ECC per 528 bytes of data.
- Use bad-block management and a wear-leveling algorithm.
Electrical Characteristics

Stresses greater than those listed in Table 11 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 11: Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter/Condition</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage input MT29FxG08xAA</td>
<td>VIN</td>
<td>–0.6</td>
<td>+4.6</td>
<td>V</td>
</tr>
<tr>
<td>VCC supply voltage MT29FxG08xAA</td>
<td>VCC</td>
<td>–0.6</td>
<td>+4.6</td>
<td>V</td>
</tr>
<tr>
<td>Storage temperature MT29FxG08xAA</td>
<td>TSTG</td>
<td>–65</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Short circuit output current, I/Os</td>
<td></td>
<td>–</td>
<td>5</td>
<td>mA</td>
</tr>
</tbody>
</table>

Table 12: Recommended Operating Conditions

<table>
<thead>
<tr>
<th>Parameter/Condition</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating temperature Commercial MT29FxG08xAA</td>
<td>TA</td>
<td>0</td>
<td>–</td>
<td>+70</td>
<td>°C</td>
</tr>
<tr>
<td>Extended</td>
<td>–40</td>
<td>–</td>
<td>–</td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>VCC supply voltage MT29FxG08xAA</td>
<td>VCC</td>
<td>2.7</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>Ground supply voltage</td>
<td>VSS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>V</td>
</tr>
</tbody>
</table>
Vcc Power Cycling

Micron NAND Flash devices are designed to prevent data corruption during power transitions. VCC is internally monitored. When VCC goes below approximately 2.0V, PROGRAM and ERASE functions are disabled. WP# provides additional hardware protection. WP# should be kept at VIL during power cycling. When VCC reaches 2.5V, 10µs should be allowed for the NAND Flash to initialize before executing any commands (see Figure 52).

The RESET command must be issued to all CE#s after power-on. The device will be busy for a maximum of 1ms.

Figure 52: AC Waveforms During Power Transitions
### Table 13: M29FxGxxxAA 3V Device DC and Operating Characteristics

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sequential read current</td>
<td>t(_{RC}) = 25ns; CE# = VI(<em>L); I(</em>{OUT}) = 0mA</td>
<td>I(_{CC1})</td>
<td>–</td>
<td>25</td>
<td>35</td>
<td>mA</td>
</tr>
<tr>
<td>Program current</td>
<td>–</td>
<td>I(_{CC2})</td>
<td>–</td>
<td>25</td>
<td>35</td>
<td>mA</td>
</tr>
<tr>
<td>Erase current</td>
<td>–</td>
<td>I(_{CC3})</td>
<td>–</td>
<td>25</td>
<td>35</td>
<td>mA</td>
</tr>
<tr>
<td>Standby current (TTL)</td>
<td>CE# = VI(<em>{H}); WP# = 0V/V(</em>{CC})</td>
<td>I(_{SS1})</td>
<td>–</td>
<td>–</td>
<td>1</td>
<td>mA</td>
</tr>
<tr>
<td>Standby current (CMOS)</td>
<td>CE# = V(<em>{CC}) - 0.2V; WP# = 0V/V(</em>{CC})</td>
<td>I(_{SS2})</td>
<td>–</td>
<td>10</td>
<td>50</td>
<td>µA</td>
</tr>
<tr>
<td>Input leakage current</td>
<td>V(<em>{IN}) = 0V to V(</em>{CC})</td>
<td>I(_{IL1})</td>
<td>–</td>
<td>–</td>
<td>±10</td>
<td>µA</td>
</tr>
<tr>
<td>Output leakage current</td>
<td>V(<em>{OUT}) = 0V to V(</em>{CC})</td>
<td>I(_{OL0})</td>
<td>–</td>
<td>–</td>
<td>±10</td>
<td>µA</td>
</tr>
<tr>
<td>Input high voltage</td>
<td>I/O[7:0], CE#, CLE, ALE, WE#, RE#, WP#, R/B#</td>
<td>V(_{IH})</td>
<td>0.8 x V(_{CC})</td>
<td>–</td>
<td>V(_{CC}) + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>Input low voltage (all inputs)</td>
<td>–</td>
<td>V(_{IL})</td>
<td>–0.3</td>
<td>–</td>
<td>0.2 x V(_{CC})</td>
<td>V</td>
</tr>
<tr>
<td>Output high voltage</td>
<td>I(_{OH}) = –400µA</td>
<td>V(_{OH})</td>
<td>2.4</td>
<td>–</td>
<td>–</td>
<td>V</td>
</tr>
<tr>
<td>Output low voltage</td>
<td>I(_{OL}) = 2.1mA</td>
<td>V(_{OL})</td>
<td>–</td>
<td>–</td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>Output low current (R/B#)</td>
<td>V(_{OL}) = 0.4V</td>
<td>I(_{OL (R/B#)})</td>
<td>8</td>
<td>10</td>
<td>–</td>
<td>mA</td>
</tr>
</tbody>
</table>

### Table 14: Valid Blocks

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Device</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Valid block number</td>
<td>Nb(_{B})</td>
<td>MT29F4G08AAA</td>
<td>4,016</td>
<td>4,096</td>
<td>blocks</td>
<td>1, 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08BAA</td>
<td>8,032</td>
<td>8,192</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08DAA</td>
<td>8,032</td>
<td>8,192</td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F16G08FAA</td>
<td>16,064</td>
<td>16,384</td>
<td></td>
<td>3</td>
</tr>
</tbody>
</table>

Notes:
1. Invalid blocks are blocks that contain one or more bad bits. The device may contain bad blocks upon shipment. Additional bad blocks may develop over time; however, the total number of available blocks will not drop below Nb\(_{B}\) during the endurance life of the device. Do not erase or program blocks marked invalid by the factory.
2. Block 00h (the first block) is guaranteed to be valid up to 1,000 PROGRAM/ERASE cycles.
3. Each 4Gb section has a maximum of 80 invalid blocks.
Table 15: Capacitance

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
<th>Device</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input capacitance</td>
<td>CIN</td>
<td>MT29F4G08AAA</td>
<td>10</td>
<td>pF</td>
<td>1, 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08AAA</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08DAA</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F16G08FBA</td>
<td>40</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input/output capacitance (I/O)</td>
<td>CIO</td>
<td>MT29F4G08AAA</td>
<td>10</td>
<td>pF</td>
<td>1, 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08AAA</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F8G08DAA</td>
<td>20</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MT29F16G08FBA</td>
<td>40</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes: 1. These parameters are verified in device characterization and are not 100 percent tested.
2. Test conditions: \( T_C = 25^\circ C; f = 1 \text{ MHz}; V_{IN} = 0V. \)

Table 16: Test Conditions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input pulse levels</td>
<td>MT29FxG08xAAA</td>
<td>0.0V to Vcc</td>
</tr>
<tr>
<td>Input rise and fall times</td>
<td></td>
<td>5ns</td>
</tr>
<tr>
<td>Input and output timing levels</td>
<td></td>
<td>Vcc/2</td>
</tr>
<tr>
<td>Output load</td>
<td></td>
<td>1 TTL GATE and CL = 50pF</td>
</tr>
</tbody>
</table>

Notes: 1. Verified in device characterization; not 100 percent tested.

Table 17: AC Characteristics: Command, Data, and Address Input

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Cache Mode(^1)</th>
<th>Standard Mode</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>ALE to data start</td>
<td>(^{1}ADL)</td>
<td>70</td>
<td>–</td>
<td>70</td>
<td>–</td>
</tr>
<tr>
<td>ALE hold time</td>
<td>(^{1}ALH)</td>
<td>10</td>
<td>–</td>
<td>5</td>
<td>–</td>
</tr>
<tr>
<td>ALE setup time</td>
<td>(^{1}ALS)</td>
<td>25</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>CE# hold time</td>
<td>(^{1}CH)</td>
<td>10</td>
<td>–</td>
<td>5</td>
<td>–</td>
</tr>
<tr>
<td>CLE hold time</td>
<td>(^{1}CLH)</td>
<td>10</td>
<td>–</td>
<td>5</td>
<td>–</td>
</tr>
<tr>
<td>CLE setup time</td>
<td>(^{1}CLS)</td>
<td>25</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>CE# setup time</td>
<td>(^{1}CS)</td>
<td>35</td>
<td>–</td>
<td>15</td>
<td>–</td>
</tr>
<tr>
<td>Data hold time</td>
<td>(^{1}DH)</td>
<td>10</td>
<td>–</td>
<td>5</td>
<td>–</td>
</tr>
<tr>
<td>Data setup time</td>
<td>(^{1}DS)</td>
<td>20</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>WRITE cycle time</td>
<td>(^{1}WC)</td>
<td>45</td>
<td>–</td>
<td>25</td>
<td>–</td>
</tr>
<tr>
<td>WE# pulse width HIGH</td>
<td>(^{1}WH)</td>
<td>15</td>
<td>–</td>
<td>10</td>
<td>–</td>
</tr>
<tr>
<td>WE# pulse width</td>
<td>(^{1}WP)</td>
<td>25</td>
<td>–</td>
<td>12</td>
<td>–</td>
</tr>
<tr>
<td>WP# setup time</td>
<td>(^{1}WW)</td>
<td>30</td>
<td>–</td>
<td>30</td>
<td>–</td>
</tr>
</tbody>
</table>

Notes: 1. For PAGE READ CACHE MODE and PROGRAM PAGE CACHE MODE operations, cache mode timing applies.
2. Timing for \(^{1}ADL\) begins in the ADDRESS cycle on the final rising edge of WE# and ends with the first rising edge of WE# for data input.
### Table 18: AC Characteristics: Normal Operation

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Cache Mode</th>
<th>Standard Mode</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALE to RE# delay</td>
<td>tAR</td>
<td>10</td>
<td>10</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE# access time</td>
<td>tCEA</td>
<td>–</td>
<td>45</td>
<td>25</td>
<td>ns 1</td>
</tr>
<tr>
<td>CE# HIGH to output High-Z</td>
<td>tCHZ</td>
<td>–</td>
<td>45</td>
<td>30</td>
<td>ns 2</td>
</tr>
<tr>
<td>CLE to RE# delay</td>
<td>tCLR</td>
<td>10</td>
<td>10</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>CE# HIGH to output hold</td>
<td>tCOH</td>
<td>15</td>
<td>15</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>Cache busy in page read cache mode (first 31h)</td>
<td>tDCBSYR1</td>
<td>–</td>
<td>3</td>
<td>–</td>
<td>µs</td>
</tr>
<tr>
<td>Cache busy in page read cache mode (next 31h and 3Fh)</td>
<td>tDCBSYR2</td>
<td>25</td>
<td>–</td>
<td>–</td>
<td>µs</td>
</tr>
<tr>
<td>Output High-Z to RE# LOW</td>
<td>tIR</td>
<td>0</td>
<td>0</td>
<td>–</td>
<td>ns 1</td>
</tr>
<tr>
<td>Data transfer from Flash array to data register</td>
<td>tR</td>
<td>–</td>
<td>25</td>
<td>25</td>
<td>µs</td>
</tr>
<tr>
<td>READ cycle time</td>
<td>tRC</td>
<td>50</td>
<td>25</td>
<td>–</td>
<td>ns 1</td>
</tr>
<tr>
<td>RE# access time</td>
<td>tREA</td>
<td>–</td>
<td>30</td>
<td>20</td>
<td>ns 1</td>
</tr>
<tr>
<td>RE# HIGH hold time</td>
<td>tREH</td>
<td>15</td>
<td>10</td>
<td>–</td>
<td>ns 1</td>
</tr>
<tr>
<td>RE# HIGH to output hold</td>
<td>tRHOH</td>
<td>22</td>
<td>22</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>RE# HIGH to WE# LOW</td>
<td>tRHW</td>
<td>100</td>
<td>100</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>RE# HIGH to output High-Z</td>
<td>tRHZ</td>
<td>–</td>
<td>100</td>
<td>100</td>
<td>ns 2</td>
</tr>
<tr>
<td>RE# LOW to output hold</td>
<td>tRLOH</td>
<td>5</td>
<td>5</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>RE# pulse width</td>
<td>tRP</td>
<td>25</td>
<td>12</td>
<td>–</td>
<td>ns 1</td>
</tr>
<tr>
<td>Ready to RE# LOW</td>
<td>tRR</td>
<td>20</td>
<td>20</td>
<td>–</td>
<td>ns</td>
</tr>
<tr>
<td>Reset time (READ/PROGRAM/ERASE)</td>
<td>tRST</td>
<td>–</td>
<td>5/10/500</td>
<td>5/10/500</td>
<td>µs 3</td>
</tr>
<tr>
<td>WE# HIGH to busy</td>
<td>tWB</td>
<td>–</td>
<td>100</td>
<td>100</td>
<td>ns 4</td>
</tr>
<tr>
<td>WE# HIGH to RE# LOW</td>
<td>tWHR</td>
<td>60</td>
<td>60</td>
<td>–</td>
<td>ns</td>
</tr>
</tbody>
</table>

**Notes:**
1. For PAGE READ CACHE MODE and PROGRAM PAGE CACHE MODE operations, cache mode timing applies.
2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100 percent tested.
3. The first time the RESET (FFh) command is issued while the device is idle, the device will go busy for a maximum of 1ms. Thereafter, the device goes busy for maximum 5µs.
4. Do not issue a new command during tWB, even if R/B# is ready.
### Table 19: PROGRAM/ERASE Characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOP</td>
<td>Number of partial page programs</td>
<td>–</td>
<td>4</td>
<td>cycles</td>
<td>1</td>
</tr>
<tr>
<td>tBERS</td>
<td>BLOCK ERASE operation time</td>
<td>1.5</td>
<td>2</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>tCBSY</td>
<td>Busy time for PROGRAM CACHE operation</td>
<td>3</td>
<td>600</td>
<td>µs</td>
<td>2</td>
</tr>
<tr>
<td>tDBSY</td>
<td>Busy time for TWO-PLANE PROGRAM PAGE operation</td>
<td>0.5</td>
<td>1</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>tLPROG</td>
<td>LAST PAGE PROGRAM operation time</td>
<td>–</td>
<td>–</td>
<td>–</td>
<td>3</td>
</tr>
<tr>
<td>tOBSY</td>
<td>Busy time for OTP DATA PROGRAM operation if OTP is protected</td>
<td>–</td>
<td>25</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>tPROG</td>
<td>PAGE PROGRAM operation time</td>
<td>220</td>
<td>600</td>
<td>µs</td>
<td>4</td>
</tr>
</tbody>
</table>

**Notes:**
1. Four total partial-page programs to the same page.
2. tCBSY MAX time depends on timing between internal program completion and data-in.
3. tLPROG = tPROG (last page) + tPROG (last - 1 page) - command load time (last page) - address load time (last page) - data load time (last page).
4. Typical tPROG time may increase for two-plane operations.
## Timing Diagrams

### Figure 53: COMMAND LATCH Cycle

![Command Latch Cycle Diagram](image)

### Figure 54: ADDRESS LATCH Cycle

![Address Latch Cycle Diagram](image)
Figure 55: **INPUT DATA LATCH Cycle**

CLE

CE#

ALE

WE#

I/Ox

Notes: 1. DIN Final = 2,111 (x8).

Don't Care

Figure 56: **SERIAL ACCESS Cycle After READ**

CE#

RE#

I/Ox

R/B#

DOUT

DOUT

DOUT

Note: Use this timing diagram for \( t_{RC} \geq 30\text{ns} \).
Figure 57: SERIAL ACCESS Cycle After READ (EDO Mode)

Note: Use this timing diagram for tRC < 30ns.

Figure 58: READ STATUS Operation
Figure 59:  TWO-PLANE/MULTIPLE-DIE READ STATUS Operation

Figure 60:  PAGE READ Operation
Figure 61: READ Operation with CE# "Don't Care"

Figure 62: RANDOM DATA READ Operation
Figure 63: PAGE READ CACHE MODE Operation, Part 1 of 2

CLE

CE#

WE#

ALE

RE#

I/Ox

R/B#

Column address 00h

Page address M

Column address 0

Page address M

Continued to of next page

Don't Care
**Figure 64: PAGE READ CACHE MODE Operation, Part 2 of 2**

- **WE#**, **CE#**, **ALE**, **CLE**, **RE#**, **R/B#**, **I/Ox**
- **Page address**: 
  - M + 1
  - M + 2
  - M + x
- **Column address 0**: 
  - 31h
  - 0x0
  - 3Fh
- **tCLH**, **tCH**, **tREA**, **tCEA**, **tRHW**, **tDS**, **tDH**, **tRR**, **tDCBSYR2**, **tDCBSYR2**, **tWB**
- **tCLS**, **tCS**, **tRC**
- **DOUT**: 
  - 0x0
  - 1
  - 31h
  - 0x0
  - 3Fh
  - 0x0
  - 1
- **Don't Care**
Timing Diagrams

4Gb, 8Gb, and 16Gb x8 NAND Flash Memory
Figure 66: PAGE READ CACHE MODE Operation without R/B#, Part 2 of 2
Figure 67: READ ID Operation

Note: See Table 8 on page 25 for actual values.

Figure 68: PROGRAM PAGE Operation

x8 device: m = 2,112 bytes

Don’t Care
**Figure 69: Program Operation with CE# "Don't Care"**

- CLE
- CE#
- WE#
- ALE
- I/Ox

Address (5 cycles) | Data input | Data input

- Don't Care

**Figure 70: PROGRAM PAGE Operation with RANDOM DATA INPUT**

- CLE
- CE#
- WE#
- ALE
- RE#
- I/Ox
- R/B#

SERIAL DATA INPUT command | SERIAL DATA INPUT command | Column address | PROGRAM command | READ STATUS command

- Don't Care
Figure 71: INTERNAL DATA MOVE Operation

Note: INTERNAL DATA MOVE operations are only supported within the plane from which data is read.

Figure 72: PROGRAM PAGE CACHE MODE Operation
Figure 73: PROGRAM PAGE CACHE MODE Operation Ending on 15h

- **CLE**
- **CE#**
- **WE#**
- **ALE**
- **RE#**
- **I/Ox**
- **DIN**
- **M**
- **N**
- **Serial DATA INPUT**
- **Serial input**
- **PROGRAM**
- **Status**
- **Poll status until: I/O6 = 1, Ready**
- **To verify successful completion of the last 2 pages: I/O5 = 1, Ready**
- **I/O0 = 0, Last page PROGRAM successful**
- **I/O1 = 0, Last page – 1 PROGRAM successful**

- **tWC**
- **tADL**
- **tWHR**
- **Don't Care**
Figure 74: BLOCK ERASE Operation

CLE

CE#

WE#

ALE

RE#

I/Ox

R/B#

AUTO BLOCK ERASE SETUP command

D0h

70h

Row address

Status

READ STATUS command

Busy

Don’t Care

Figure 75: RESET Operation

CLE

CE#

WE#

R/B#

I/Ox

FFh

RESET command
**Package Dimensions**

**Figure 76:** 48-Pin TSOP Type 1 (WP Package Code)

Note: All dimensions are in millimeters.
Figure 77: 48-Pin TSOP OCPL Type 1 (WC Package Code)

Note: All dimensions are in millimeters.
Revision History

Rev. B ................................................................. 2/07

- Page 1: Added MT29F8G08BAA to title, 8Gb (dual-die stack 1 CE#), 8Gb (dual-die stack 2 CE#) to density options, 2 die, 1 CE#, 1 RB# to configuration options. Added extended temperature to options.
- Figure 2 on page 2: Added classification B: 2 die, 1 CE#, 1 RB#. Added extended temperature and note to contact factory.
- “General Description” on page 8: Added MT29F8G08BAA to first paragraph; revised fourth paragraph.
- Figure 3 on page 9: Modified note 1.
- Figure 5 on page 12: Revised block information.
- Table 4 on page 14: Changed part numbers in title.
- Former Figure 8 on page 17, “Time Constants” and Figure 9 on page 17, “Minimum Rp”: Converted to equation format.
- Table 8 on page 25: Added MT29F8G08BAA in bytes 1, 2, and 4, modified interleaved operations description, added note 3, changed part number in note 2.
- “Two-Plane Addressing” on page 35: Revised second bullet re BA18.
- “Error Management” on page 58: Modified second bullet.
- Table 12 on page 59: Added extended temperature.
- Tables 13 and 14 on page 61, Table 15 on page 62: Added MT29F8G08DAA.
- Table 19 on page 64: Changed $^1$CBSY (MAX) and $^1$PROG (MAX) to 600µs.

Rev. A ................................................................. 8/06

- Initial release.