Sound Trace

From OLPC
Revision as of 00:33, 7 December 2012 by Wmb@firmworks.com (talk | contribs) (Trace)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

MMP3 audio register writes when starting capture-while-playback

value      register

a00da18d -> c0ffdc38           (PLL)
     801 -> c0ffdc3c           (PLL)
    1103 -> c0ffdc34           (clock settings)
    1103 -> c0ffdc34           (clock settings)

80000002 -> c0ffdc8c           (TX SSPA S_RST=1)
80428042 -> c0ffdc88           (TX SSPA format)
80f101f4 -> c0ffdc8c           (TX SSPA SP format)
      10 -> c0ffdc90           (TX FIFO limit)

80000002 -> c0ffdc0c   Step 1: SSPA_RX_SP_CTRL[0] = 0 (and S_RST=1)
80420042 -> c0ffdc08           (RX SSPA format)
80f101f4 -> c0ffdc0c   Step 2: SSPA_RX_SP_CTRL[2] = 1 (and SP format)
  100000 -> c0ffd844   Step 3: ADMA_CHAN_X_CTRL[20] = 1
80f101f0 -> c0ffdc0c   Step 4: SSPA_RX_SP_CTRL[2] = 0
      10 -> c0ffdc10           (RX FIFO limit)
d1033f80 -> c0ffd834           (RX DMA descriptor)
d1031f80 -> c0ffd830           (TX DMA descriptor)
       1 -> c0ffd884           (RX completion interrupts)
  a031c8 -> c0ffd844   Step 5: ADMA_CHAN_X_CTRL[12] = 1 (and others)
       1 -> c0ffd880           (TX completion interrupts)
  803020 -> c0ffd840           (TX ADMA enable)
80f101f1 -> c0ffdc8c           (TX SSPA on in slave mode)
80f501f1 -> c0ffdc0c   Step 6: SSPA_RX_SP_CTRL[0] = 1