

XO-3 EC Pin Assignments

Pin	Special Func.	GPIO	Reset strap ?	ECRST# (L/H)	XO-3 (CL3) Signal		XO-1.75 (CL2) Signal		Description (XO-3)
					Name	Dir	Name	Dir	
1	KS16 / EDI_DI	GPIO00		IE(PU)/IE(PU)	EDI_DIN_R	I	EDI_DIN_R	I	SOC/ISP programming interface
2	KS17 / EDI_DO	GPIO01		IE(PU)/IE(PU)	EDI_DO_R	O	EDI_DO_R	O	SOC/ISP programming interface
3	KS04	GPIO02		IE(PU)/IE(PU)	SOC_RESET#	O	SOC_RESET#	O	SOC/ISP programming interface
4	KS05	GPIO03		IE(PU)/IE(PU)	PWR_LMT_ON#	I	PWR_LMT_ON#	I	Open drain SOC reset, not system reset
5	KS06	GPIO04	H	IE(PU)/IE(PU)	EN_+1.8V_GPIO#	O	EN_+1.8V_GPIO#	O	Low-end (solar) power limiting active
6	KS07	GPIO05		HIZ/HIZ	EN_USB_PWR	O	EN_USB_PWR	O	Enable +1.8V_GPIO
7	OWM1	GPIO06		HIZ/HIZ	CHRG_DQ	I/O	CHRG_DQ	I/O	Enable +3.3V_USB to USB Hub
8	PWM1	GPIO07		HIZ/HIZ	LED_BAT_R	O	LED_BAT_R	O	Battery 1-Wire Interface
9	AD0	GPIO8		HIZ/HIZ	EC_ID0	AI	EC_ID0	AI	Battery LED Red
10	AD1	GPIO9		HIZ/HIZ	EC_ID1	AI	EC_ID1	AI	Board ID 0
11	AD2	GPIOA		HIZ/HIZ	CHRG_AC_IN	AI	CHRG_AC_IN	AI	Board ID 1
12	AD3	GPIOB		HIZ/HIZ	SOC_SLEEP	AI	SOC_SLEEP	AI	Voltage at DC Line In
13	AD4	GPIOC		HIZ/HIZ	ADP_CUR_SEN	AI	ADP_CUR_SEN	AI	Voltage on USB power pin
14	AD5	GPIOD		HIZ/HIZ	CHRG_VOL_SNS	AI	CHRG_VOL_SNS	AI	Adapter current sense
15	AVCC								Main rail voltage sense
16	DA0	GPIOE		HIZ/HIZ	TP45	AO/O	TP45	AO/O	
17	DA1	GPIOF		HIZ/HIZ	TP46	AO/O	TP46	AO/O	
18	AGND								
19	SPI_CLK	GPIO10		HIZ/IE	SDI_CLK	I	SDI_CLK	I	EC ↔ SOC Communication
20	SPI_DO	GPIO11		HIZ/IE	SDI_MOSI	O	SDI_MOSI	O	EC ↔ SOC Communication
21	SPI_DI	GPIO12		HIZ/IE	SDI_MISO	I	SDI_MISO	I	EC ↔ SOC Communication
22	SPI_CS#	GPIO13		HIZ/IE	SDI_CS#	I	SDI_CS#	I	EC ↔ SOC Communication
23	NC								
24	VCC								
25	PWM0	GPIO14		HIZ/HIZ	OLS_ANODE	O	OLS_ANODE	O	Outdoor Light Sensor anode
26	PWM2	GPIO15		HIZ/HIZ	LV_SET	O	LV_SET	O	MPTT low-end setpoint control
27	PWM3	GPIO16		HIZ/HIZ	LED_BAT_G	O	LED_BAT_G	O	Battery LED Green
28	CEC	GPIO17		HIZ/HIZ	EN_VCORE_PWR	O	EN_VCORE_PWR	O	Enable SOC core power
29	CIRRX / KSO16	GPIO18		HIZ/HIZ	EC_IRQ#	O	EC_IRQ#	O	EC interrupt to the SOC
30	DS0	GPIO19		HIZ/HIZ	LED_PWR	O	LED_PWR	O	Power LED
31	DS1	GPIO1A		HIZ/HIZ	EN_DCON_PWR#	I/O	EN_DCON_PWR#	O	
32	CIRTX / KSO17	GPIO1B		HIZ/HIZ	SYS_RESET#	I	SYS_RESET#	I	System reset input
33	IRQ#	GPIO1C		HIZ/HIZ	ALL_PWRGD	I	ALL_PWRGD	I	System power good input
34	RX	GPIO1D		HIZ/HIZ	EC_RX	I	EC_RX	I	UART In
35	TX	GPIO1E		HIZ/HIZ	EC_TX	O	EC_TX	O	UART Out
36	RESET#			IE/IE	EC_RST#	I	EC_RST#	I	EC reset
37	KSO0	GPIO1F	H	IE(PU)/IE(PU)	EN_+1.8V_PMIC#	O	EN_+1.8V_PMIC#	O	Enable +1.8V_PMIC
38	KSO1	GPIO20	H	IE(PU)/IE(PU)	n.c.	I/O	n.c.	I/O	
39	KSO2	GPIO21	H	IE(PU)/IE(PU)	EN_SD1_PWR#	O	EN_SD1_PWR#	O	
40	KSO3	GPIO22	H	IE(PU)/IE(PU)	EN_SD2_PWR#	O	EN_SD2_PWR#	O	
41	KSO8	GPIO23		HIZ/HIZ	EN_+3.3V_SOC#	O	EN_+3.3V_SOC#	O	Enable +3.3V_SOC
42	KSO9	GPIO24		HIZ/HIZ	CHRG_AC_OK	I	CHRG_AC_OK	I	External DC input present
43	KSO10	GPIO25		HIZ/HIZ	EN_MAIN_PWR	O	EN_MAIN_PWR	O	Enable main power plane
44	KSO11	GPIO26		HIZ/HIZ	EC_SPL_ACK	O	EC_SPL_ACK	O	EC->SOC command acknowledge
					EN_+3.3V_NAND#	O	EN_+3.3V_NAND#	O	Enable +3.3V_NAND

XO-3 EC Pin Assignments

Pin	Special Func.	GPIO	Reset strap ?	ECRST# (L/H)	XO-3 (CL3) Signal	XO-3 Dir	XO-1,75 (CL2) Signal	XO-1,75 Dir	Description (XO-3)
					Name	Name	Name		
45	KSO12	GPIO27		HZ / HZ	EN_+1.5V_DDR3	0	EN_+1.5V_DDR3	0	Enable +1.5V_DDR3
46	KSO13	GPIO28		HZ / HZ	EN_+1.2V	0	EN_+1.2V	0	Enable +1.2V
47	KSO14	GPIO29		HZ / HZ	n.c.	0	OLS#	0	
48	KSO15	GPIO2A		HZ / HZ	PWR_BTN#	1	PWR_BTN#	1	Input from power button
49	CLK_IN				EC_XTL_IN	AI	EC_XTL_IN	AI	32KHz crystal connection
50	CLK_OUT				EC_XTL_OUT	AO	EC_XTL_OUT	AO	32KHz crystal connection
51	SDA0	GPIO2D		HZ / IE	CHG_SDA	I/O	CHG_SDA	I/O	Battery Charger SMBus interface data
52	SCL0	GPIO2E		HZ / IE	CHG_SDA	I/O	CHG_SDA	I/O	Battery Charger SMBus interface clock
53	KSI2	GPIO2F		IE(PU)/IE(PU)	EC_SPL_CMD	1	EC_SPL_CMD	1	SOC->EC command flag
54	KSI3	GPIO30		IE(PU)/IE(PU)	OLS_CATHODE	I/O	OLS_CATHODE	I/O	Outdoor Light Sensor cathode
55	KSI0	GPIO31		IE(PU)/IE(PU)	RESTORE	1	RESTORE	1	Enable EC recovery mode
56	KSI1	GPIO32		IE(PU)/IE(PU)	SOC_SLEEP	1	EN_KBD_PWR#	0	Indicator that the main proc. is asleep
57	KSI4 / EDL_CS	GPIO33		IE(PU)/IE(PU)	EDL_CS_R#	1	EDL_CS_R#	1	SOC/ISP programming interface
58	KSI5 / EDL_CLK	GPIO34		IE(PU)/IE(PU)	EDL_CLK_R	1	EDL_CLK_R	1	SOC/ISP programming interface
59	SDA1 / PS2_DAT3	GPIO35		HZ / HZ	n.c.	I/O	TPD_DAT	I/O	
60	VCC								
61	SCL1 / PS2_CLK3	GPIO36		HZ / HZ	n.c.	I/O	TPD_CLK	I/O	
62	GND								
63	PS2_CLK1	GPIO37		HZ / HZ	n.c.	I/O	KBD_CLK	I/O	
64	PS2_DAT1	GPIO38		HZ / HZ	n.c.	I/O	KBD_DAT	I/O	

HIZ – High impedance

IE – Input enabled

IE(PU) – Input enabled w. internal pullup