OLPC Firmware q3c14: Difference between revisions
Jump to navigation
Jump to search
(Created page with '{{draft}} {{OLPC}} {{Release Notes}} == Summary == Works on XO-1.5 C1-C8 systems. {| border="1" cellspacing="0" cellpadding="2" class="wikitable" |- | Download | [http://dev.l…') |
No edit summary |
||
| Line 28: | Line 28: | ||
== Changes == |
== Changes == |
||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3653 3653] Q3C14 |
|||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3652 3652] OLPC ARM - trivial comment fix |
|||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3651 3651] OLPC XO-1 - suppress the RTC amnesia check introduced in r3649, because the VRT bit works fine, and the century value at 0x1a is occasionally cleared by a power cycle. This clearing is ingored by ds1385r.fth get-time, which forces the returned century to 0x20. Curiously, the century value at 0x32 (as set by MSR 5140.0057) is not used in ds1385r.fth, and keeps what Linux set it to. |
|||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3650 3650] OLPC XO-1 XO-1.5 - maintain the NFS RPC XID in CMOS RAM, so that scripted NFS actions do not fail silently. Different location used for XO-1 because the default location is reset by a power cycle. #12662. |
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3650 3650] OLPC XO-1 XO-1.5 - maintain the NFS RPC XID in CMOS RAM, so that scripted NFS actions do not fail silently. Different location used for XO-1 because the default location is reset by a power cycle. #12662. |
||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3649 3649] OLPC XO-1.5 - the Valid RAM and Time (VRT) bit in RTC register 0xd can't be trusted on the XO-1.5, so use other means to detect loss of data. This works in most cases, but there is still the possibility of data corruption when the battery is missing or discharged. #12600. |
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3649 3649] OLPC XO-1.5 - the Valid RAM and Time (VRT) bit in RTC register 0xd can't be trusted on the XO-1.5, so use other means to detect loss of data. This works in most cases, but there is still the possibility of data corruption when the battery is missing or discharged. #12600. |
||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3648 3648] Q4D29 |
|||
* [http://tracker.coreboot.org/trac/openfirmware/changeset/3647 3647] Q3C13 |
|||
Revision as of 02:18, 2 May 2013
|
NOTE: The contents of this page are not set in stone, and are subject to change! This page is a draft in active flux ... |
|
This page is monitored by the OLPC team.
Summary
Works on XO-1.5 C1-C8 systems.
| Download | q3c14.rom |
| Build date time | |
| Source revision | 3653 |
| EC version | 2.2.10 |
| Wireless firmware version | 9.0.7.p2 |
Changes
- 3650 OLPC XO-1 XO-1.5 - maintain the NFS RPC XID in CMOS RAM, so that scripted NFS actions do not fail silently. Different location used for XO-1 because the default location is reset by a power cycle. #12662.
- 3649 OLPC XO-1.5 - the Valid RAM and Time (VRT) bit in RTC register 0xd can't be trusted on the XO-1.5, so use other means to detect loss of data. This works in most cases, but there is still the possibility of data corruption when the battery is missing or discharged. #12600.