Port Address: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
m (categorization & format) |
||
| Line 1: | Line 1: | ||
The base port numbers and addresses |
The base port numbers and addresses for the Geode devices are established by MSR registers, as follows: |
||
for the Geode devices are established by MSR registers, as follows: |
|||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
1480 AC-97 |
|||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
| ⚫ | |||
These addresses can be "discovered" by doing PCI configuration reads to |
These addresses can be "discovered" by doing PCI configuration reads to |
||
PCI device base address registers or by browing the Open Firmware device |
PCI device base address registers or by browing the Open Firmware device |
||
tree. |
tree. |
||
[http://www.example.com link title] |
|||
[[Category:Hardware]] |
|||
[[Category:Software]] |
|||
Revision as of 13:23, 6 March 2007
The base port numbers and addresses for the Geode devices are established by MSR registers, as follows:
I/O ports
18b0 : SMBUS 1000 : GPIO 1800 : MFGPT 1880 : IRQ mapper 1400 : PM 1841 : ACPI 1480 : AC-97. Audio Codec: Explanations are in Datasheet Page 9
Memory space
fd000000 : Frame buffer
fe000000 : Graphics processor
fe004000 : Video processor
fe008000 : Display controller.
Display/Video/Graphics Controller/processor: Explanation in Geode Gx datasheet Chapter 6
fe01a000 : OHCI (USB1)
fe01b000 : EHCI (USB2)
efc00000 : UOC (USB option controller).
USB Controller: Explanation in AMD Geode Companion Device Databook Chapter 5.5
fe00c000 : CaFe NAND
fe010000 : CaFe SD
fe014000 : CaFe Camera
These addresses can be "discovered" by doing PCI configuration reads to PCI device base address registers or by browing the Open Firmware device tree.